參數(shù)資料
型號: PSD4235G1V-12UI
廠商: 意法半導(dǎo)體
英文描述: Flash In-System-Programmable Peripherals for 16-Bit MCUs
中文描述: Flash在系統(tǒng)可編程外設(shè)的16位微控制器
文件頁數(shù): 45/89頁
文件大?。?/td> 703K
代理商: PSD4235G1V-12UI
45/89
PSD4235G2
Figure 23. Interfacing the PSD with an 80C51XA-G3
80C51XA.
The Philips 80C51XA MCU has a 16-
bit multiplexed bus with burst cycles. Address bits
(A3-A1) are not multiplexed, while (A19-A4) are
multiplexed with data bits (D15-D0).
The PSD4235G2 supports the 80C51XA burst
mode. The WRH signal is connected to PD3, and
WHL is connected to CNTL0. The RD and PSEN
signals are connected to the CNTL1 and CNTL2
pins. Figure 23 shows the schematic diagram.
The 80C51XA improves bus throughput and per-
formance by issuing burst cycles to fetch codes
from memory. In burst cycles, address A19-A4 are
latched internally by the PSD, while the 80C51XA
drives the A3-A1 signals to fetch sequentially up to
16 bytes of code. The PSD access time is then
measured from address A3-A1 valid to data in val-
id. The PSD bus timing requirement in a burst cy-
cle is identical to the normal bus cycle, except the
address setup and hold time with respect to Ad-
dress Strobe (ALE/AS, PD0) is not required.
VCC_BAR
VCC_BAR
D[15:0]
WRL\
RD\
PSEN\
ALE
A4D0
A5D1
A6D2
A7D3
A9D5
A10D6
A11D7
A12D8
A13D9
A14D10
A15D11
A16D12
A17D13
A18D14
A19D15
RESET\
RESET\
A3
A2
A1
WRH\
A[3:1]
A1
A2
A3
U3
CRYSTAL
PSD
ADIO0
ADIO1
ADIO2
ADIO3
ADIO4
ADIO5
ADIO6
ADIO7
3
4
5
6
7
10
11
12
ADIO9
ADIO10
ADIO11
ADIO12
ADIO13
ADIO14
ADIO15
14
15
16
17
18
19
20
PF0
PF1
PF2
PF3
PF4
PF5
PF6
PF7
31
32
33
34
35
36
37
38
PG1
PG2
PG3
PG4
PG5
PG6
PG7
22
23
24
25
26
27
28
PA5
PA6
PA7
56
57
58
CNTL0(WR)
CNTL1(RD)
59
60
CNTL2(PSEN)
40
PD0 (ALE)
PD1 (CLKIN)
79
80
RESET
39
ADIO8
13
PG0
21
PA3
PA4
54
55
PA2
53
PA0
PA1
51
52
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
61
62
63
64
65
66
67
68
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
41
42
43
44
45
46
47
48
PE0 (TMS)
PE1 (TCK/ST)
PE2 (TDI)
PE3 (TDO)
PE4 (TSTAT/RDY)
PE5 (TERR)
PE6 (VSTBY)
71
72
73
74
75
76
77
PE7 (VBATON)
78
V
2
V
6
V
9
G
5
G
4
G
3
G
8
G
7
PD2 (CSI)
PD3 (WRH)
1
2
XA-G3
A0/WRH
WRL
2
18
A1
3
A2
4
A3
5
A4D0
A5D1
A6D2
A7D3
A8D4
A9D5
A10D6
A11D7
43
42
41
40
39
38
37
36
A12D8
A13D9
A14D10
A15D11
A16D12
A17D13
A18D14
A19D15
24
25
26
27
28
29
30
31
PSEN
32
RD
19
ALE
33
RST
INT0
INT1
10
14
15
EA/WAIT
35
BUSW
17
XTAL1
21
XTAL2
20
RXD0
TXD0
RXD1
TXD1
11
13
6
7
T2EX
T2
T0
9
8
16
D[15:0]
A[3:1]
AI04952b
相關(guān)PDF資料
PDF描述
PSD4235G1-C-70U CAP 0.33UF 25V 10% TANT SMD-3216-18 TR-13-PL SN100%
PSD4235G1-C-70UI Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F2-20MI Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply
PSD4235F2-20U Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F2-20UI Flash In-System-Programmable Peripherals for 16-Bit MCUs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD4235G2-70U 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD4235G2-90U 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD4235G2-90UI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD4235G2V-12UI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 3.3V 4M 120ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD4235G2V-90U 功能描述:CPLD - 復(fù)雜可編程邏輯器件 3.3V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100