- 您現(xiàn)在的位置：買賣IC網 > PDF目錄368205 > PSD4135G3V-B-90U (意法半導體) Flash In-System-Programmable Peripherals for 16-Bit MCUs PDF資料下載
參數(shù)資料
| 型號： | PSD4135G3V-B-90U |
| 廠商： | 意法半導體 |
| 英文描述： | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| 中文描述： | Flash在系統(tǒng)可編程外設的16位微控制器 |
| 文件頁數(shù)： | 22/93頁 |
| 文件大?。?/td> | 503K |
| 代理商： | PSD4135G3V-B-90U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Preliminary Information
PSD4000 Series
19
The
PSD4000
Functional
Blocks
(cont.)
9.1.1.5.5 Data Polling Flag DQ7 (DQ15 for Motorola)
When Erasing or Programming the Flash memory bit DQ7 (DQ15) outputs the complement
of the bit being entered for Programming/Writing on DQ7 (DQ15). Once the Program
instruction or the Write operation is completed, the true logic value is read on DQ7 (DQ15)
(in a Read operation). Flash memory specific features:
J
Data Polling is effective after the fourth Write pulse (for programming) or after the
sixth Write pulse (for Erase). It must be performed at the address being programmed
or at an address within the Flash sector being erased.
J
During an Erase instruction, DQ7 (DQ15) outputs a ‘0’. After completion of the
instruction, DQ7 (DQ15) will output the last bit programmed (it is a ‘1’ after erasing).
J
If the location to be programmed is in a protected Flash sector, the instruction is
ignored.
J
If all the Flash sectors to be erased are protected, DQ7 (DQ15) will be set to ‘0’ for
about 100 μs, and then return to the previous addressed location. No erasure will be
performed.
9.1.1.5.6 Toggle Flag DQ6 (DQ14 for Motorola)
The PSD4000 offers another way for determining when the Flash memory Program
instruction is completed. During the internal Write operation and when either the FSi or
CSBOOTi is true, the DQ6 (DQ14) will toggle from ‘0’ to ‘1’ and ‘1’ to ‘0’ on subsequent
attempts to read any word of the memory.
When the internal cycle is complete, the toggling will stop and the data read on the
Data Bus is the addressed memory location. The device is now accessible for a new
Read or Write operation. The operation is finished when two successive reads yield the
same output data. Flash memory specific features:
J
The Toggle bit is effective after the fourth Write pulse (for programming) or after the
sixth Write pulse (for Erase).
J
If the location to be programmed belongs to a protected Flash sector, the instruction
is ignored.
J
If all the Flash sectors selected for erasure are protected, DQ6 (DQ14) will toggle to
‘0’ for about 100 μs and then return to the previous addressed location.
9.1.1.5.7 Error Flag DQ5 (DQ14 for Motorola)
During a correct Program or Erase, the Error bit will set to ‘0’. This bit is set to ‘1’ when
there is a failure during Flash programming, Sector erase, or Bulk Erase.
In the case of Flash programming, the Error Bit indicates the attempt to program a Flash
bit(s) from the programmed state (0) to the erased state (1), which is not a valid operation.
The Error bit may also indicate a timeout condition while attempting to program a word.
In case of an error in Flash sector erase or word program, the Flash sector in which the
error occurred or to which the programmed location belongs must no longer be used.
Other Flash sectors may still be used. The Error bit resets after the Reset instruction. A
reset instruction is required after detecting the error bit.
9.1.1.5.8 Erase Time-out Flag DQ3 (DQ11 for Motorola)
The Erase Timer bit reflects the time-out period allowed between two consecutive Sector
Erase instructions. The Erase timer bit is set to ‘0’ after a Sector Erase instruction for a
time period of 100 μs + 20% unless an additional Sector Erase instruction is decoded.
After this time period or when the additional Sector Erase instruction is decoded, DQ3
(DQ11) is set to ‘1’. A reset instruction is required after detecting the erase timer bit.
相關PDF資料 |
PDF描述 |
|---|---|
| PSD4135G3V-B-90UI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12B81I | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12J | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12JI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12M | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4135G3V-B-90UI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12B81 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12B81I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G3V-C-12JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
發(fā)布緊急采購，3分鐘左右您將得到回復。