- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368157 > PSD4135F1-A-90M (意法半導體) Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.068uF; Working Voltage (Vdc)[max]: 25V; Capacitance Tolerance: +/-1%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1206; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.063"; Container: Bulk; Features: Unmarked PDF資料下載
參數(shù)資料
| 型號： | PSD4135F1-A-90M |
| 廠商： | 意法半導體 |
| 英文描述： | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.068uF; Working Voltage (Vdc)[max]: 25V; Capacitance Tolerance: +/-1%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1206; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.063"; Container: Bulk; Features: Unmarked |
| 中文描述： | Flash在系統(tǒng)可編程外設(shè)的16位微控制器 |
| 文件頁數(shù)： | 60/93頁 |
| 文件大?。?/td> | 503K |
| 代理商： | PSD4135F1-A-90M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Preliminary Information
PSD4000 Series
57
APD EN
PMMR0 BIT 1=1
ALE
RESET
CSI
CLKIN
TRANSITION
DETECTION
EDGE
DETECT
APD
COUNTER
POWER DOWN
(PDN)
SELECT
DISABLE BUS
INTERFACE
SECONDARY
FLASH SELECT
MAIN FLASH SELECT
SRAM SELECT
PD
CLR
PD
DISABLE MAIN AND
SECONDARY FLASH/SRAM
PLD
Figure 24. APD Logic Block
The
PSD4000
Functional
Blocks
(cont.)
Enable APD
Set PMMR0 Bit 1 = 1
PSD in Power
Down Mode
ALE/AS idle
for 15 CLKIN
clocks
RESET
Yes
No
OPTIONAL
Disable desired inputs to PLD
by setting PMMR0 bit 4
and PMMR2 bits 0.
Figure 25. Enable Power Down Flow Chart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD4135F1-A-90MI | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.068uF; Working Voltage (Vdc)[max]: 25V; Capacitance Tolerance: +/-2%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1206; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.063"; Container: Bulk; Features: Unmarked |
| PSD4135F1-A-90U | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F1-A-90UI | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.068uF; Working Voltage (Vdc)[max]: 25V; Capacitance Tolerance: +/-5%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1206; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.063"; Container: Bulk; Features: Unmarked |
| PSD4135F1-B-12JI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F1-B-12M | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4135F1-A-90MI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F1-A-90U | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F1-A-90UI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F1-B-12B81 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F1-B-12B81I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
發(fā)布緊急采購，3分鐘左右您將得到回復。