- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368151 > PSD412A2-90J 200V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57260SE with Standard Packaging PDF資料下載
參數(shù)資料
| 型號： | PSD412A2-90J |
| 英文描述： | 200V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57260SE with Standard Packaging |
| 中文描述： | 現(xiàn)場可編程外圍 |
| 文件頁數(shù)： | 27/123頁 |
| 文件大?。?/td> | 657K |
| 代理商： | PSD412A2-90J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
Signal Name
From
PA0 – PA7
Port A inputs or Macrocell PA feedback
PB0 – PB7
Port B inputs or Macrocell PB feedback
PE0 – PE7
Port E inputs or Macrocell PE feedback
PC0 – PC7
Port C inputs
PD0 – PD7
Port D inputs
PGR0 – PGR3
Page Mode Register
A8 – A15, A0, A1
MCU Address Lines
RD/E/DS
MCU bus signal
WR/R_W
MCU bus signal
CLKIN
Input Clock
RESET
Reset input
CSI
CSI input (ORed with power down from PMU)
PSD4XX Famly
24
Table 4. ZPLDInput Signals
The PSD4XX
Architecture
(cont.)
9.1.2.1 The DPLD
The DPLD is used for internal address decoding generating the following eight chip select
signals:
J
ES0 – ES3
EPROM selects, block 0 to block 3
J
RS0
SRAM block select
J
CSIOP
I/O Decoder chip select
J
PSEL0 – PSEL1
Peripheral I/O mode select signals
The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O
ports based on address inputs A[7:0].
As shown in Figure 12, the DPLD consists of a large programmable AND ARRAY. There
are a total of 59 inputs and 8 outputs. Each output consists of a single product term.
Although the user can generate select signals from any of the inputs, the select signals are
typically a function of the address and Page Register inputs. The select signals are defined
by the user in the ABEL file (PSDabel).
The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines
are needed, the user can bring in the lines through Port A to the DPLD.
相關PDF資料 |
PDF描述 |
|---|---|
| PSD412A2-90U | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-205AF package; Similar to IRHLF77110 with optional total dose of 300kRads |
| PSD413A1-12J | 200V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-205AF package; A IRHF57230SE with Standard Packaging |
| PSD413A1-12JI | -60V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA597064 with optional Total Dose Rating of 300kRads |
| PSD413A1-12LI | 250V 300kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-0.5 package. Also available with Total Dose Rating of 300kRads.; A IRHNJ67234 with Standard Packaging |
| PSD413A1-12U | -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-1 package; A IRHN9130 with Standard Packaging |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD412A2-90U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A2-C-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD412A2-C-15L | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD412A2-C-15U | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD412A2-C-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購，3分鐘左右您將得到回復。