參數(shù)資料
型號(hào): PSD401A1-C-90UI
廠商: 意法半導(dǎo)體
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備
文件頁(yè)數(shù): 53/123頁(yè)
文件大?。?/td> 657K
代理商: PSD401A1-C-90UI
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
PSD4XX Famly
50
Port Mode
Port A
Port B
Port C
Port D
Port E
Standard MCU I/O
Yes
Yes
Yes
Yes
Yes
PLD I/O
Yes
Yes
Input Only
*
Input Only
*
Yes
*
Address Out
Yes
Yes
Yes
Yes
Yes
Address In
Yes
Yes
**
Yes
**
Yes
**
Data Port
Yes
Yes
Alternate Function In
Yes
Peripheral I/O
Yes
Open Drain
Yes
Yes
*
PSD4XXA2 and ZPSD4XXA2 Only.
**
For external decoding. Cannot be latched by ALE
9.3.7 Peripheral I/O
This mode enables the microcontroller to read or write to a peripheral though Port A. When
there is no read/write operation, Port A is tri-stated. One of the applications of Peripheral
I/O is in a DMA based design.
J
Configuration
1.Declare the pins used as pheripheral I/O in the ABEL file.
2.Write logic equations for PSEL0 and PSEL1.
3.Write a “1” to the PIO bit in the VM Register to activate the Peripheral I/O operation.
See the section on Peripheral I/O for a detailed description.
9.3.8 Open Drain Outputs
This mode enables the user to configure Ports C and D pins as open drain outputs. CMOS
output is the default configuration. Writing “1” to the corresponding bit in the Open Drain
Register changes the pin to open drain output.
Table 12. Operating Modes of the I/OPorts
Table 12 summarizes the operating modes of the I/O ports. Not all the functions are
available to every port.
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料
PDF描述
PSD401A2-C-70J Low Cost Field Programmable Microcontroller Peripherals
PSD401A2-C-70L Low Cost Field Programmable Microcontroller Peripherals
PSD401A2-C-70U Low Cost Field Programmable Microcontroller Peripherals
PSD401A2-C-90JI Low Cost Field Programmable Microcontroller Peripherals
PSD401A2-C-90UI Low Cost Field Programmable Microcontroller Peripherals
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD401A2 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PSD4XX/ZPSD4XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
PSD401A2-12J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral
PSD401A2-12JI 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral
PSD401A2-12LI 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral
PSD401A2-12U 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral