- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376258 > PSD312V-25J (意法半導(dǎo)體) Shielded Paired Cable; Number of Conductors:38; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:19; Impedance:75ohm; Leaded Process Compatible:Yes; Voltage Nom.:300V RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | PSD312V-25J |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Shielded Paired Cable; Number of Conductors:38; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:19; Impedance:75ohm; Leaded Process Compatible:Yes; Voltage Nom.:300V RoHS Compliant: Yes |
| 中文描述： | 低成本現(xiàn)場可編程微控制器外圍設(shè)備 |
| 文件頁數(shù)： | 17/85頁 |
| 文件大?。?/td> | 691K |
| 代理商： | PSD312V-25J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
PSD3XX Famly
14
Function
PADA and PADB Inputs
A19/CSI
When the PSD is configured to use CSI and while CSI is a logic 1, the PAD
deselects all of its outputs and enters a power-down mode (see Tables 12
and 13). When the PSD is configured to use A19, this signal is another
input to the PAD.
These are general purpose inputs from Port C. See Figure 4, Note 3.
These are address inputs.
These are inputs from the page register (not available on 3X1 versions).
This is the read pulse or strobe input. (DS not available on 3X1 versions).
This is the write pulse or R/W select signal.
This is the ALE or AS input to the chip. Use to demultiplex address
and data.
This deselects all outputs from the PAD; it can not be used in product
term equations. See Tables 10 and 11.
A16–A18
A11–A15
P0–P3
RD/E/DS
WR or R/W
ALE/AS
RESET
PADA Outputs
These are internal chip-selects to the 8 EPROM banks. Each bank can
be located on any boundary that is a function of one product term of the
PAD address inputs.
This is an internal chip-select to the SRAM. Its base address location is
a function of one term of the PAD address inputs.
This internal chip-select selects the I/O ports. It can be placed on any
boundary that is a function of one product term of the PAD inputs. See
Tables 5A and 5B.
This internal chip-select, when Port A is configured as a low-order
address/data bus in the track mode controls the input direction of Port A.
CSADIN is gated externally to the PAD by the internal read signal. When
CSADIN and a read operation are active,
data presented on Port A
flows out of AD0/A0–AD7/A7
. This chip-select can be placed on any
boundary that is a function of one product term of the PAD inputs.
See Figure 5B.
This internal chip-select, when Port A is configured as a low-order
address/data bus in track mode, controls the output direction of Port A.
CSADOUT1 is gated externally to the PAD by the ALE signal. When
CSADOUT1 and the ALE signal are active, the
address presented on
AD0/A0–AD7/A7 flows out of Port A
. This chip-select can be placed on
any boundary that is a function of one product term of the PAD inputs.
See Figure 5B.
This internal chip-select, when Port A is configured as a low-order
address/data bus in the track mode, controls the output direction of Port A.
CSADOUT2 must include the write-cycle control signals as part of its
product term. When CSADOUT2 is active, the
data presented on
AD0/A0–AD7/A7 flows out of Port A
. This chip-select can be placed on
any boundary that is a function of one product term of the PAD inputs.
See Figure 5B.
ES0–ES7
RS0
CSIOPORT
CSADIN
CSADOUT1
CSADOUT2
PADB Outputs
CS0–CS3
These chip-select outputs can be routed through Port B. Each of them is
a function of up to four product terms of the PAD inputs.
These chip-select outputs can be routed through Port B. Each of them is
a function of up to two product terms of the PAD inputs.
These chip-select outputs can be routed through Port C. See Figure 4,
Note 3. Each of them is a function of one product term of the PAD inputs.
CS4–CS7
CS8–CS10
Table 4.
PSD3XX
PADA and
PADB
Functions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD312V-25JI | Shielded Multiconductor Cable; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes |
| PSD312V-25JM | Shielded Paired Cable; Number of Conductors:50; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:25; Impedance:75ohm; Leaded Process Compatible:Yes; Voltage Nom.:300V RoHS Compliant: Yes |
| PSD313R-25JM | Network Hub; For Use With:AX-8000 PowerSense Series Hubs; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| PSD313V-15J | Low Cost Field Programmable Microcontroller Peripherals |
| PSD313V-15JI | Low Cost Field Programmable Microcontroller Peripherals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD312V-25JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312V-25JM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312V-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312V-70JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD312V-70JM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。