- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368145 > PSD311R Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD311R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備（可編程邏輯，無的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有12個(gè)輸入） |
| 文件頁數(shù)： | 13/127頁 |
| 文件大小： | 682K |
| 代理商： | PSD311R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
PSD3XX Famly
2-13
Function
PADA and PADB Inputs
In CSI mode (when high), PAD deselects all of its outputs and enters a
power-down mode (see Tables 12 and 13). In A19 mode, it is another
input to the PAD.
These are general purpose inputs from Port C. See Figure 3, Note 6.
These are address inputs.
These are page number inputs (for the PSD302/312/303/313 only).
This is the read pulse or enable strobe input. (Note 10)
This is the write pulse or R/W select signal.
This is the ALE input to the chip.
This deselects all outputs from the PAD; it can not be used in product
term equations. See Tables 10 and 11 and Figure 11.
A19/CSI
A16–A18
A11–A15
P0–P3
RD/E/DS
WR or R/W
ALE
RESET
PADA Outputs
These are internal chip-selects to the 8 EPROM banks. Each bank can
be located on any boundary that is a function of one product term of the
PAD address inputs.
This is an internal chip-select to the SRAM. Its base address location is
a function of one term of the PAD address inputs. (Not available on
PSD3XXR versions).
This internal chip-select selects the I/O ports. It can be placed on any
boundary that is a function of one product term of the PAD inputs. See
Tables 6 and 7.
This internal chip-select, when Port A is configured as a low-order
address/data bus in the track mode (CPAF2 = 1), controls the input
direction of Port A. CSADIN is gated externally to the PAD by the
internal read signal. When CSADIN and a read operation are active, data
presented on Port A flows out of AD0/A0–AD7/A7. This chip-select can
be placed on any boundary that is a function of one product term of the
PAD inputs. See Figure 5.
This internal chip-select, when Port A is configured as a low-order
address/data bus in track mode (CPAF2 = 1), controls the output
direction of Port A. CSADOUT1 is gated externally to the PAD by the ALE
signal. When CSADOUT1 and the ALE signal are active, the address
presented on AD0/A0–AD7/A7 flows out of Port A. This chip-select can
be placed on any boundary that is a function of one product term of the
PAD inputs. See Figure 5.
This internal chip-select, when Port A is configured as a low-order
address/data bus in the track mode (CPAF2 = 1), controls the output
direction of Port A. CSADOUT2 must include the write-cycle control
signals as part of its product term. When CSADOUT2 is active, the data
presented on AD0/A0–AD7/A7 flows out of Port A. This chip-select can
be placed on any boundary that is a function of one product term of the
PAD inputs. See Figure 5.
ES0–ES7
RS0
CSIOPORT
CSADIN
CSADOUT1
CSADOUT2
PAD B Outputs
CS0–CS3
These chip-select outputs can be routed through Port B. Each of them is
a function of up to four product terms of the PAD inputs.
These chip-select outputs can be routed through Port B. Each of them is
a function of up to two product terms of the PAD inputs.
These chip-select outputs can be routed through Port C. See Figure 3,
Note 6. Each of them is a function of one product term of the PAD inputs.
CS4–CS7
CS8–CS10
Table 3.
PSD3XX PADA
and PADB
Functions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD314R | Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD302L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD303R | Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD304RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,4位頁寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD311R-20J | 制造商:Waferscale Integration Inc 功能描述:IC |
| PSD311R-B-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD311R-B-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD311RB-70J | 功能描述:SPLD - 簡單可編程邏輯器件 U 511-ZPSD301B-70J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PSD311R-B-90JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。