參數(shù)資料
型號: PSD302L
英文描述: Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入)
中文描述: 現(xiàn)場可編程微控制器外圍設(shè)備(可編程邏輯,16K的位的SRAM,19余個(gè)可編程輸入/輸出,通用PLD的有16個(gè)輸入)
文件頁數(shù): 23/127頁
文件大?。?/td> 682K
代理商: PSD302L
Figure 8.
Page Register
(PSD3X2/3X3/
3X4R)
Q
CLR
CK
D
DFF
Q
CLR
CK
D
DFF
Q
CLR
CK
D
DFF
Q
CLR
CK
D
DFF
P3
P2
P1
P0
TO PAD
INPUTS
INTERNAL WR
PAGE SELECT
INTERNAL RD
INTERNAL
RESET
AD3
AD2
AD1
AD0
DATA BUS
PSD3XX Famly
2-23
Memory Paging
(PSD3X2/3X3/
3X4R)
The page register consists of four flip-flops, which can be read from, or written to, through
the I/O address space (CSIOPORT). The page register is connected to the D3–D0 lines.
The Page Register address is CSIOPORT + 18H. The page register outputs are P3–P0,
which are fed into the PAD. This enables the host microcontroller to enlarge its address
space by a factor of 16 (there can be a maximum of 16 pages). See Figure 8.
相關(guān)PDF資料
PDF描述
PSD303R Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入)
PSD304RL Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入)
PSD312L Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,4位頁寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入)
PSD312R Field Programmable Microcontroller Peripherals(可編程邏輯,無SRAM,4位頁寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入)
PSD313L Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD302L-15J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD302L-15JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD302L-15LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD302L-15LM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD302L-15U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral