參數(shù)資料
型號(hào)： PPC440SP-ANC667C
廠商： APPLIEDMICRO INC
元件分類(lèi)： 微控制器/微處理器
英文描述： PowerPC 440SP Embedded Processor
中文描述： 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783
封裝： 29 X 29 MM, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, FCBGA-783
文件頁(yè)數(shù)： 12/85頁(yè)
文件大?。?/td> 615K
代理商： PPC440SP-ANC667C
PowerPC 440SP Embedded Processor
12
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
24-bit address, 16MB address space
Peripheral Device pacing with external “Ready”
Latch data on Ready, synchronous or asynchronous
Programmable access timing per device
– 256 Wait States for non-burst
– 32 Burst Wait States for first access and up to 8 Wait States for subsequent accesses
– Programmable CSon, CSoff relative to address
– Programmable OEon, WEon, WEoff (1 to 4 clock cycles) relative to CS
Programmable address mapping
Ethernet Controller Interface
The Ethernet support interfaces to the physical layer, but the PHY is not included on the chip.
Features include:
One 10/100/1000 interface running in full- and half-duplex modes
– One full Media Independent Interface (MII) with 4-bit parallel data transfer
– One Gigabit Media Independent Interface (GMII)
I2O/DMA Controller
The I20/DMA controller provides support for I20 messaging and two DMA controllers (DMA0 and DMA1). I2O
manages message frame address (MFA) FIFOs or queues in memory in response to I2O register reads and writes
and transfers message frames. The DMAs provide normal memory access support to ease the CPU burden.
I2O features include:
I2O pull- and push-messaging methods
Dynamic message frame size
Programmable FIFO size (4096 64-bit MFAs maximum)
64-bit and 32-bit MFA sizes
Three interrupt gathering methods
Registered MFA prefetch and posting
32-bit inbound and outbound doorbell registers
Four 32-bit scratch pad registers
DMA features include:
Programmable Command Pointer FIFO and Completion FIFO size (up to 2048 DMA operations queued)
512-byte/1KB buffering for DMA0/DMA1
Simultaneous fill and drain (PLB read/write pipelining)
Any source PLB address to any destination address
No memory alignment restrictions on source or destination
32-byte command descriptor block
Maximum transfer size of 16MB
64-bit addressing
Prefetch indicators for PCI-X buffer management (DMA1 only)
Optional RAID 5 and RAID 6 Acceleration Hardware
The 440SP provides integrated acceleration hardware that implements high throughput RAID 5 and RAID 6
algorithms to compute the single parity P for RAID 5, and dual parity P & Q for RAID 6. RAID 5 is used to recover
data in the case of a single disk drive failure, and RAID 6 provides for data recovery if two disk drives fail.
The 440SP offers a choice of two XOR engines for computing the P parity. The first choice is available with the
XOR/DMA2 acceleration unit and is used for RAID 5. The second choice for XOR parity computation, along with
the RAID 6 Galois Field GF(2
8
)-based polynomial computations, resides inside the Memory Queue functional block
相關(guān)PDF資料
PDF描述
PPC440SP-RFC533C PowerPC 440SP Embedded Processor
PPC440SP-RFC667C PowerPC 440SP Embedded Processor
PPC440SP-RNC533C PowerPC 440SP Embedded Processor
PPC440SP-RNC667C PowerPC 440SP Embedded Processor
PPC50505
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440SPE 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-3GA533C 制造商:AppliedMicro 功能描述:
PPC440SPE-3GA667C 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-3NA533C 制造商:AppliedMicro 功能描述:
PPC440SPE-AGB533C 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*