- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368096 > PPC440GP-3CC400EZ (APPLIEDMICRO INC) Power PC 440GP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC440GP-3CC400EZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Power PC 440GP Embedded Processor |
| 中文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA552 |
| 封裝： | 25 X 25 MM, CERAMIC, BGA-552 |
| 文件頁(yè)數(shù)： | 75/83頁(yè) |
| 文件大?。?/td> | 773K |
| 代理商： | PPC440GP-3CC400EZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)當(dāng)前第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)
440GP – Power PC 440GP Embedded Processor
AMCC
75
Revision 1.07 – October 4, 2007
Data Sheet
DDR SDRAM MemClkOut0 and Read Clock Delay
In operation, following the receipt of an address and read command from the PPC440GP, the SDRAM generates
data and the DQS signals coincident with MemClkOut0. The data is latched into the PPC440GP using a DQS
signal that is delayed 1/4 of a cycle. In order to accommodate timing variations introduced by the system designs
using this chip, the three-stage data path shown below is used to eliminate metastability and allow data sampling to
be adjusted for minimum latency. This adjustment requires programming the Read Clock delay and the selection of
Stage 1, Stage 2, or Stage 3 data for sampling at RDSP.
DDR SDRAM Read Data Path
Read Clock
PLB Clk
MemClkOut0(0)
T
MD
T
RD
T
MD
min =
T
MD
max =
T
RD
min =
T
RD
max =
850ps
2600ps
300ps
0ps
Stage 1
Stage 2
Stage 3
RDSP
PLB bus
FF,
XL
FF
FF
FF
Data
Read Select
(SDRAM0_TR1)
DQS
1/4
Cycle
Delay
PLB Clock
Programmed
Read Clock
Delay
D
C
Package pins
Mux
C
C
C
D
D
D
FF Timing:
T
IS
= Input setup time = 0.2ns
T
IH
= Input hold time = 0.1ns
T
P
= Propagation delay (D to Q or C to Q) =
ECC
FF: Flip-Flop
XL: Transparent Latch
Q
Q
Q
Q
0.6ns maximum
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440GP-3CC466C | Power PC 440GP Embedded Processor |
| PPC440GP-3CC466CZ | Power PC 440GP Embedded Processor |
| PPC440GP-3CC500C | Power PC 440GP Embedded Processor |
| PPC440GP-3CC500CZ | Power PC 440GP Embedded Processor |
| PPC440GP-3FC400C | Power PC 440GP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440GP-3CC466C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3CC466CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3CC500C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3CC500CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3FC400C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。