參數資料
型號: PPC405GP-3KE266C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: Power PC 405GP Embedded Processor
中文描述: 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456
封裝: 27 X 27 MM, LEAD FREE, PLASTIC, EBGA-456
文件頁數: 34/59頁
文件大?。?/td> 782K
代理商: PPC405GP-3KE266C
405GP – Power PC 405GP Embedded Processor
34
AMCC
Revision 2.03 – September 7, 2007
Data Sheet
Pull-Up and Pull-Down Resistors
Pull-up and pull-down resistors are used for strapping during reset and to retain unused or undriven inputs in an
appropriate state. The recommended pull-up value of 3k
Ω
to +3.3V (10k
Ω
to +5V can be used on 5V tolerant I/Os)
and pull-down value of 1k
Ω
to GND, applies only to individually terminated signals. To prevent possible damage to
the device, I/Os capable of becoming outputs
must never
be tied together and terminated through a common
resistor.
If your system-level test methodology permits, input-only signals can be connected together and terminated
through either a common resistor or directly to +3.3V or GND. When a resistor is used, its value must ensure that
the grouped I/Os reach a valid logic zero or logic one state when accounting for the total input current into the
PPC405GP.
Unused I/Os
Termination of some pins may be necessary when they are unused. Although the PPC405GP requires only the
pull-up and pull-down terminations as specified in the “Signal Functional Description” on page 35, good design
practice is to terminate all unused inputs or to configure I/Os such that they always drive. If unused, the peripheral,
SDRAM, and PCI buses should be configured and terminated as follows:
Peripheral interface—PerAddr0:31, PerData0:31, and all of the control signals are driven by default. Terminate
PerReady high and PerError low.
SDRAM—Program SDRAM0_CFG[EMDULR]=1 and SDRAM0_CFG[DCE]=1. This causes the PPC405GP to
actively drive all of the SDRAM address, data, and control signals.
PCI—The PCI pull-up requirements given in the Signal Functional Description apply only when the PCI
interface is being used. When the PCI bridge is unused, configure the PCI controller to park on the bus and
actively drive PCIAD31:0, PCIC3:0[BE3:0], and the remaining PCI control signals by doing the following:
- Strap the PPC405GP to disable the internal PCI arbiter and to operate the PCI interface in synchronous
mode.
- Individually connect PCISErr, PCIPErr, PCITRDY, and PCIStop through 3k
Ω
resistors to +3.3V.
- Terminate PCIReq1:5 to +3.3V.
- Terminate PCIReq0[Gnt] to GND.
External Bus Control Signals
All peripheral bus control signals (PerCS0:7, PerR/W, PerWBE0:3, PerOE, PerWE, PerBLast, HoldAck, ExtAck)
are set to the high-impedance state when ExtReset=0. In addition, as detailed in the
PowerPC 405GP Embedded
Processor User’s Manual
, the peripheral bus controller can be programmed via EBC0_CFG to float some of these
control signals between transactions and/or when an external master owns the peripheral bus. As a result, a pull-
up resistor should be added to those control signals where an undriven state may affect any devices receiving that
particular signal.
The following table lists all of the I/O signals provided by the PPC405GP. Please refer to “Signals Listed
Alphabetically” on page 17 for the pin number to which each signal is assigned.
相關PDF資料
PDF描述
PPC405GP-3KE266CZ Power PC 405GP Embedded Processor
PPC405GP-3BE133CZ Power PC 405GP Embedded Processor
PPC405GP-3BE200C Power PC 405GP Embedded Processor
PPC405GP-3BE200CZ Power PC 405GP Embedded Processor
PPC405GP-3BE266C Power PC 405GP Embedded Processor
相關代理商/技術參數
參數描述
PPC405GP-3KE266CZ 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 266MHz 3.3V 456-Pin EBGA T/R
PPC405GPR-3BB266 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GPr Embedded Processor
PPC405GPR-3BB266Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 266MHz 3.3V 456-Pin EBGA T/R
PPC405GPR-3BB333 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 333MHz 3.3V 456-Pin EBGA Tray
PPC405GPR-3BB333Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 333MHz 3.3V 456-Pin EBGA T/R