
PM7830 BRIC
Baseband Radio Interface Controller
PMC-2051672, Issue 1
 Copyright PMC-Sierra, Inc. 2005
All rights reserved. Proprietary and Confidential to PMC-Sierra, Inc. and for its customers’ internal use.
PRODUCT OVERVIEW
The PM7830 Baseband to Radio Interface Controller (BRIC) is a full-
featured 6-port termination device that fully supports the CPRI specifi-
cation for wireless base station interconnection.  The BRIC provides 
integrated rate-adaptive SERDES links along with CPRI framing, 
mapping, switching, and combining functions. 
When used in conjunction with the 2-port PM7832 BRIC-2, the BRIC 
and BRIC-2 can be used to flexibly create scalable CPRI-compliant 
distributed architectures.
PRODUCT HIGHLIGHTS
 Operates in all of the following Baseband-to-RF interconnect 
topologies:
 Local interconnect using a central combiner/distributor topology.
 Local interconnect using a full mesh topology.
 Remote interconnect using a point-to-point (P2P) star topology.
 Remote interconnect using a tree and branch topology.
 Remote interconnect using a chain topology.
 Remote interconnect using a ring topology.
 Supports up to 6 serial channels running independently at CPRI line 
rates from 614.4 Mbit/s to 2457.6 Mbit/s with 8B/10B-encoded 
data.
 Supports up to 6 parallel Radio Bus Interfaces (RBIs) for output of 
user data.
 Supports CPRI start-up sequence and link-rate auto-negotiation for 
both REC and RE operating modes.
 Supports traffic switching at the CPRI Antenna Carrier (AxC) level.
 Supports IQsumming.
 Supports multiplexing and termination of control and 
synchronization sub-channels:
 Up to 6 Ethernet Fast C&Mchannels.
 Up to 6 HDLC Slow C&Mchannels.
 Measures round-trip delay on each CPRI link with an accuracy of 
± 1 ns:
 Provides programmable delay insertion to meet CPRI delay 
calibration requirements.
 Supports serial line protection switching.
 Supports configuration, control, monitoring and test capability on a 
per-channel basis.
 Link #5
 Link #4
 Link #3
 Link #2
 Link #1
Synchronization
& HDLC
Processor
(SCHP)
HDLC
Microprocessor
Interface
(MPIF)
MPIF
SYNC
 Link #0
Rate Adaptive
SERDES
Radio Frame Mapper
(RMAP)
Radio Frame
Demapper (RDMP)
Ctrl. & Mgmt.
Processor
(CMP)
6 x RMII/SMII
6 x Rx Serial
Link Data
Clock
Synthesis
Unit
(CSU)
6 x Tx Serial
Link Data
6 x Parallel
Radio Bus
Interface
(RBI)
JTAG
JTAG
Delay Calculator
Crossbar With Summing   (XCSUM)
BLOCK DIAGRAM
Advance
Product Brief