
RELEASED
DATA SHEET
PM7380 FREEDM-32P672
ISSUE 5
PMC-1990262
FRAME ENGINE AND DATA LINK MANAGER 32P672
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
ii
CONTENTS
1
FEATURES...............................................................................................1
2
APPLICATIONS........................................................................................4
3
REFERENCES .........................................................................................5
4
APPLICATION EXAMPLES......................................................................6
5
BLOCK DIAGRAM....................................................................................8
6
DESCRIPTION.........................................................................................9
7
PIN DIAGRAM........................................................................................12
8
PIN DESCRIPTION................................................................................13
9
FUNCTIONAL DESCRIPTION ...............................................................38
9.1
HIGH SPEED MULTI-VENDOR INTEGRATION PROTOCOL
(H-MVIP)......................................................................................38
9.2
HIGH-LEVEL DATA LINK CONTROL (HDLC) PROTOCOL.........38
9.3
RECEIVE CHANNEL ASSIGNER................................................39
9.3.1
LINE INTERFACE TRANSLATOR (LIT) ........................41
9.3.2
LINE INTERFACE..........................................................42
9.3.3
PRIORITY ENCODER...................................................42
9.3.4
CHANNEL ASSIGNER ..................................................42
9.3.5
LOOPBACK CONTROLLER .........................................43
9.4
RECEIVE HDLC PROCESSOR / PARTIAL PACKET BUFFER...43
9.4.1
HDLC PROCESSOR.....................................................44
9.4.2
PARTIAL PACKET BUFFER PROCESSOR..................44
9.5
RECEIVE DMA CONTROLLER...................................................46
9.5.1
DATA STRUCTURES ....................................................46