- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378054 > PM5358 (PMC-Sierra, Inc.) Quad Channel OC-12c ATM and POS Physical Layer Device PDF資料下載
參數(shù)資料
| 型號： | PM5358 |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | Quad Channel OC-12c ATM and POS Physical Layer Device |
| 中文描述： | 四通道的OC - 12c中ATM和POS物理層設備 |
| 文件頁數(shù)： | 1/2頁 |
| 文件大?。?/td> | 39K |
| 代理商： | PM5358 |
PM5358
Advance
Quad Channel OC-12c ATM and POS Physical Layer Device
S/UNI-4x622
PMC-2000331 (A2)
PROPRIETARY AND CONFIDENTIAL TO PMC
-
SIERRA, INC., AND FOR ITS CUSTOMERS
’
INTERNAL USE
Copyright PMC
-
Sierra, Inc. 2000
FEATURES
Single chip quad ATM and POS User-
Network Interface operating at
622 Mbit/s.
Implements the ATM Forum User
Network Interface Specification and
the ATM physical layer for Broadband
ISDN according to CCITT
Recommendation I.432.
Implements the Point-to-Point Protocol
(PPP) over SONET/SDH specification
according to RFC 2615(1619)/1662 of
the PPP Working Group of the Internet
Engineering Task Force (IETF).
Processes four bit-serial 622 Mbit/s
STS-12c (STM-4-4c) data streams
with on-chip clock and data recovery
and clock synthesis.
Complies with Bellcore GR-253-CORE
jitter tolerance, jitter transfer and
intrinsic jitter criteria.
Each channel provides termination for
SONET Section, Line and Path
overhead or SDH Regenerator
Section, Multiplexer Section and High
Order Path overhead.
Provides UTOPIA Level 3 32-bit wide
System Interface (clocked up to
104 MHz) with parity support for ATM
applications.
Provides SATURN POS-PHY
Level 3
32-bit System Interface
(clocked up to 104 MHz) for Packet
over SONET (POS), or ATM
applications.
Supports line loopback from the line
side receive stream to the transmit
stream and diagnostic loopback from
the line side transmit stream to the line
side receive stream interface.
Provides support for automatic
protection switching including a bi-
directional 4-bit PECL 622 MHz port
for external APS with mate device.
Built-in APS cross-connect for internal
and external 1+1 and 1:n protection
switching.
Provides a standard five signal IEEE
1149.1 JTAG test port for boundary
scan board test purposes.
Provides a generic 16-bit
microprocessor bus interface for
configuration, control, and status
monitoring.
Low power 2.5 V CMOS core logic with
3.3 V CMOS/TTL compatible digital
inputs and digital outputs. PECL inputs
and outputs are 3.3 V compatible.
Industrial temperature range (-40
°
C to
+85
°
C).
520 pin SBGA package.
Pin and software compatible with
PM5382 S/UNI-16x155.
APPLICATIONS
ATM and Multiservice Switches,
Routers, and Switch/Routers.
SONET/SDH Add/Drop Multiplexers
with data processing capabilities
Uplink Cards.
SONET/SDH ATM/POS Test
Equipment.
QAVS[2:0]
AVD[45:0]
AVS[45:0]
ATP[1:0]
QAVD[2:0]
TXD[3:0]+/-
RXD[3:0]+/-
SD[3:0]
REFCLK+/-
C1[3:0], C0[3:0]
TDREF1, TDREF0
SPECLV
SDTTL
T
T
T
T
R
R
R
R
R
R
R
Path
Trace Buffer
T
T
T
Section
Trace Buffer
WAN
Synch.
Sync Status,
BERM
Section/
Line DCC
Insertion
Section/
Line DCC
Extraction
T
T
T
T
T
JTAG
TCA/TPA
STPA
TSOC/TSOP
TPRTY
TDAT[31:0]
TENB
TADR[3:0]
TSX
TFCLK
TMOD[1:0]
TEOP
TERR
RADR[3:0]
RSX
RCA/RVAL
RSOC/RSOP
RPRTY
RDAT[31:0]
RFCLK
RENB
RMOD[1:0]
REOP
RERR
Rx
Line O/H
Processor
Rx
Section O/H
Processor
Tx
Line O/H
Processor
Tx
Section O/H
Processor
U
S
D
I
A
R
A
C
W
R
S
Microprocessor
Interface
P
P
A
A
A
A
A
External
APS
Interface
Tx
Path O/H
Processor
Tx
ATM Cell
Processor
Tx
POS Frame
Processor
Rx
ATM Cell
Processor
Rx
POS Frame
Processor
Rx
Path O/H
Processor
BLOCK DIAGRAM
相關PDF資料 |
PDF描述 |
|---|---|
| PM5361 | TRIBUTARY UNIT PAYLOAD PROCESSOR |
| PM5361-RI | TRIBUTARY UNIT PAYLOAD PROCESSOR |
| PM5361-EI | TRIBUTARY UNIT PAYLOAD PROCESSOR |
| PM5362 | VT/TU Payload Processor/Performance Monitor |
| PM5362-RI | SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR / PERFORMANCE MONITOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PM536 | 制造商:ARTESYN 制造商全稱:Artesyn Technologies 功能描述:Single, dual and triple output 1 to 10.5 Watt AC/DC encapsulated modules |
| PM5361 | 制造商:PMC 制造商全稱:PMC 功能描述:TRIBUTARY UNIT PAYLOAD PROCESSOR |
| PM5361-EI | 制造商:PMC-Sierra 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。