參數(shù)資料
型號(hào): PLSI1032E100LJ
英文描述: Electrically-Erasable Complex PLD
中文描述: 電可擦除復(fù)雜可編程邏輯器件
文件頁(yè)數(shù): 1/18頁(yè)
文件大小: 1146K
代理商: PLSI1032E100LJ
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
PLSI1032E125LJ Electrically-Erasable Complex PLD
PLSI1032E70LJ 10-Bit Rail-to-Rail Micropower DAC with 2-Wire Interface; Package: SOT; No of Pins: 5; Temperature Range: 0°C to +70°C
PLSI1032E80LJ Electrically-Erasable Complex PLD
PLSI1032E90LJ Electrically-Erasable Complex PLD
PLSI1048-50LQ 12-Bit, 14-Bit, 16-Bit, 50Msps DAC; Package: SSOP; No of Pins: 28; Temperature Range: -40°C to +85°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLSI1032E-100LJ 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1032E125LJ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable Complex PLD
PLSI1032E-125LJ 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1032E70LJ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable Complex PLD
PLSI1032E-70LJ 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic