- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11282 > PIC18F6627-E/PT (Microchip Technology)IC PIC MCU FLASH 48KX16 64TQFP PDF資料下載
參數(shù)資料
| 型號： | PIC18F6627-E/PT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU FLASH 48KX16 64TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Asynchronous Stimulus |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | PIC® 18F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 25MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，HLVD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 54 |
| 程序存儲器容量： | 96KB（48K x 16） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大?。?/td> | 1K x 8 |
| RAM 容量： | 3.8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.2 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 12x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 64-TQFP |
| 包裝： | 托盤 |
PIC18F6627/6722/8627/8722
DS80221C-page 6
2006 Microchip Technology Inc.
16. Module: External Memory Bus
For PIC18F8XXX devices, the Stack Pointer may
incorrectly increment during a table read operation if
external memory bus wait states are enabled (i.e.,
Configuration bit, WAIT, is clear (CONFIG3L<7> = 0)
and WAIT<1:0> bits (MEMCON<5:4>) are not equal
to ‘11’).
Work around
If using the external memory bus and performing
TBLRD
operations
with
a
non-zero
wait
state (CONFIG3L<7>
=
0
and
WAIT<1:0>
(MEMCON<5:4> are not equal to ‘11’), disable
interrupts by clearing the GIE/GIEH (INTCON<7>)
and
PEIE/GIEL
(INTCON<6>)
bits
prior
to
executing any TBLRD operation.
17. Module: MSSP
In an I2C system with multiple slave nodes, an
unaddressed slave may respond to bus activity
when data on the bus matches its address. The
first occurrence will set the BF bit. The second
occurrence will set the BF and SSPOV bits. In both
situations, the SSPxIF bit is not set and an inter-
rupt will not occur. The device will vector to the
Interrupt Service Routine only if the interrupt is
enabled and an address match occurs.
Work around
The I2C slave must clear the SSPOV bit after each
I2C address match to maintain normal operation.
18. Module: MSSP
Setting the SEN bit initiates a Start sequence on
the bus, after which, the SEN bit is cleared auto-
matically by hardware. If the SEN bit is set again
(without an address byte being transmitted), a
Start sequence will not commence and the SEN bit
will not be cleared. This condition causes the bus
to remain in an active state. The system is idle
when ACKEN, RCEN, PEN, RSEN, and SEN are
clear.
Work around
Set the PEN or RSEN bit to transmit a Stop or
Repeated Start sequence, although the SEN bit
may still be set, indicating the bus is active. After
the sequence has completed, the PEN, RSEN and
SEN bits will be clear, indicating the bus is idle.
Clearing and setting the SSPEN bit will also reset
the I2C peripheral and clear the PEN, RSEN and
SEN status bits.
19. Module: MSSP
In SPI mode, the Buffer Full flag (BF bit in the
SSPxSTAT register), the Write Collision Detect bit
(WCOL in SSPxCON1) and the Receive Overflow
Indicator bit (SSPOV in SSPxCON1) are not reset
upon disabling the SPI module (by clearing the
SSPEN bit in the SSPxCON1 register).
For example, if SSPxBUF is full (BF bit is set) and
the MSSP module is disabled and re-enabled, the
BF bit will remain set. In SPI Slave mode, a sub-
sequent write to SSPxBUF will result in a write
collision. Also, if a new byte is received, a receive
overflow will occur.
Work around
Ensure that if the buffer is full, SSPxBUF is read
(thus clearing the BF flag) and WCOL is clear
before disabling the MSSP module. If the module
is configured in SPI Slave mode, ensure that the
SSPOV bit is clear before disabling the module.
20. Module: MSSP
In I2C Master mode, the BRG value of ‘0’ may not
work correctly.
Work around
Use a BRG value greater than ‘0’ by setting
SSPxADD
≥ ‘1’.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GRM3197U2A152JZ01D | CAP CER 1500PF 100V 5% U2J 1206 |
| GRM32ER61A106MA01K | CAP CER 10UF 10V 20% X5R 1210 |
| GRM32ER61A106KA01K | CAP CER 10UF 10V 10% X5R 1210 |
| DEBB33D332KN3A | CAP CER 3300PF 2KV 10% RADIAL |
| GRM32A7U3D820JW31D | CAP CER 82PF 2KV 5% U2J 1210 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC18F6627-I/PT | 功能描述:8位微控制器 -MCU 96 KB FL 4K RAM 70 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F6627-I/PT | 制造商:Microchip Technology Inc 功能描述:IC SM 8-BIT FLASH MCU |
| PIC18F6627T-E/PT | 功能描述:8位微控制器 -MCU 96 KB FL 3936 RAM 25MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F6627T-I/PT | 功能描述:8位微控制器 -MCU 96 KB FL 4K RAM 70 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F6628-E/PT | 功能描述:8位微控制器 -MCU 96KB Flash 4KB RAM 1024 DataEE 12B ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。