![](http://datasheet.mmic.net.cn/260000/PIC18F458ELQTP_datasheet_15942934/PIC18F458ELQTP_221.png)
2002 Microchip Technology Inc.
Preliminary
DS41159B-page 219
PIC18FXX8
REGISTER 19-34: PIE3 – PERIPHERAL INTERRUPT ENABLE REGISTER
R/W-0
IRXIE
bit 7
R/W-0
WAKIE
R/W-0
ERRIE
R/W-0
TXB2IE
R/W-0
TXB1IE
R/W-0
TXB0IE
R/W-0
RXB1IE
R/W-0
RXB0IE
bit 0
bit 7
IRXIE:
CAN Invalid Received Message Interrupt Enable bit
1
= Enable invalid message received interrupt
0
= Disable invalid message received interrupt
WAKIE:
CAN bus Activity Wake-up Interrupt Enable bit
1
= Enable bus activity wake-up interrupt
0
= Disable bus activity wake-up interrupt
ERRIE:
CAN bus Error Interrupt Enable bit
1
= Enable CAN bus error interrupt
0
= Disable CAN bus error interrupt
TXB2IE:
CAN Transmit Buffer 2 Interrupt Enable bit
1
= Enable Transmit Buffer 2 interrupt
0
= Disable Transmit Buffer 2 interrupt
TXB1IE:
CAN Transmit Buffer 1 Interrupt Enable bit
1
= Enable Transmit Buffer 1 interrupt
0
= Disable Transmit Buffer 1 interrupt
TXB0IE:
CAN Transmit Buffer 0 Interrupt Enable bit
1
= Enable Transmit Buffer 0 interrupt
0
= Disable Transmit Buffer 0 interrupt
RXB1IE:
CAN Receive Buffer 1 Interrupt Enable bit
1
= Enable Receive Buffer 1 interrupt
0
= Disable Receive Buffer 1 interrupt
RXB0IE:
CAN Receive Buffer 0 Interrupt Enable bit
1
= Enable Receive Buffer 0 interrupt
0
= Disable Receive Buffer 0 interrupt
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Legend:
R = Readable bit
- n = Value at POR
W = Writable bit
’1’ = Bit is set
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
x = Bit is unknown