參數(shù)資料
      型號: PIC18F442T-E/ML
      廠商: Microchip Technology
      文件頁數(shù): 47/134頁
      文件大?。?/td> 0K
      描述: IC MCU FLASH 8KX16 EE A/D 44QFN
      標準包裝: 1,600
      系列: PIC® 18F
      核心處理器: PIC
      芯體尺寸: 8-位
      速度: 40MHz
      連通性: I²C,SPI,UART/USART
      外圍設(shè)備: 欠壓檢測/復(fù)位,LVD,POR,PWM,WDT
      輸入/輸出數(shù): 34
      程序存儲器容量: 16KB(8K x 16)
      程序存儲器類型: 閃存
      EEPROM 大?。?/td> 256 x 8
      RAM 容量: 768 x 8
      電壓 - 電源 (Vcc/Vdd): 4.2 V ~ 5.5 V
      數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
      振蕩器型: 外部
      工作溫度: -40°C ~ 125°C
      封裝/外殼: 44-VQFN 裸露焊盤
      包裝: 帶卷 (TR)
      PIC16(L)F1508/9
      DS41609A-page 234
      Preliminary
      2011 Microchip Technology Inc.
      REGISTER 21-4:
      SSPXCON3: SSP CONTROL REGISTER 3
      R-0/0
      R/W-0/0
      ACKTIM
      PCIE
      SCIE
      BOEN
      SDAHT
      SBCDE
      AHEN
      DHEN
      bit 7
      bit 0
      Legend:
      R = Readable bit
      W = Writable bit
      U = Unimplemented bit, read as ‘0’
      u = Bit is unchanged
      x = Bit is unknown
      -n/n = Value at POR and BOR/Value at all other Resets
      ‘1’ = Bit is set
      ‘0’ = Bit is cleared
      bit 7
      ACKTIM:
      Acknowledge Time Status bit (I2C mode only)(3)
      1 = Indicates the I2C bus is in an Acknowledge sequence, set on 8TH falling edge of SCLx clock
      0 = Not an Acknowledge sequence, cleared on 9TH rising edge of SCLx clock
      bit 6
      PCIE
      : Stop Condition Interrupt Enable bit (I2C mode only)
      1 = Enable interrupt on detection of Stop condition
      0 = Stop detection interrupts are disabled(2)
      bit 5
      SCIE
      : Start Condition Interrupt Enable bit (I2C mode only)
      1 = Enable interrupt on detection of Start or Restart conditions
      0 = Start detection interrupts are disabled(2)
      bit 4
      BOEN:
      Buffer Overwrite Enable bit
      In SPI Slave mode:(1)
      1 = SSPxBUF updates every time that a new data byte is shifted in ignoring the BF bit
      0 = If new byte is received with BF bit of the SSPxSTAT register already set, SSPOV bit of the
      SSPxCON1 register is set, and the buffer is not updated
      In I2C Master mode:
      This bit is ignored.
      In I2C Slave mode:
      1 = SSPxBUF is updated and ACK is generated for a received address/data byte, ignoring the
      state of the SSPOV bit only if the BF bit = 0.
      0 = SSPxBUF is only updated when SSPOV is clear
      bit 3
      SDAHT:
      SDAx Hold Time Selection bit (I2C mode only)
      1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx
      0 = Minimum of 100 ns hold time on SDAx after the falling edge of SCLx
      bit 2
      SBCDE:
      Slave Mode Bus Collision Detect Enable bit (I2C Slave mode only)
      If on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the
      BCLxIF bit of the PIR2 register is set, and bus goes idle
      1 = Enable slave bus collision interrupts
      0 = Slave bus collision interrupts are disabled
      bit 1
      AHEN:
      Address Hold Enable bit (I2C Slave mode only)
      1 = Following the 8th falling edge of SCLx for a matching received address byte, CKP bit of the
      SSPxCON1 register will be cleared and the SCLx will be held low.
      0 = Address holding is disabled
      bit 0
      DHEN:
      Data Hold Enable bit (I2C Slave mode only)
      1 = Following the 8th falling edge of SCLx for a received data byte, slave hardware clears the CKP bit
      of the SSPxCON1 register and SCLx is held low.
      0 = Data holding is disabled
      Note 1:
      For daisy-chained SPI operation, allows the user to ignore all but the last received byte. SSPOV is still set
      when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
      2:
      This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
      3:
      The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.
      相關(guān)PDF資料
      PDF描述
      PIC18LF4539T-I/ML IC MCU FLASH 12KX16 EE A/D 44QFN
      PIC18F452T-E/ML IC MCU FLASH 16KX16 A/D 44QFN
      PIC18F442-E/ML IC MCU FLASH 8KX16 EE A/D 44QFN
      PIC18F2539T-I/SO IC MCU FLASH 12KX16 EE AD 28SOIC
      PIC18F4439T-I/PT IC MCU FLASH 6KX16 EE A/D 44TQFP
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      PIC18F442T-I/L 功能描述:8位微控制器 -MCU 16KB 768 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
      PIC18F442T-I/ML 功能描述:8位微控制器 -MCU 16KB 768 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
      PIC18F442T-I/PT 功能描述:8位微控制器 -MCU 16KB 768 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
      PIC18F4431-E/ML 功能描述:8位微控制器 -MCU 16KB 768 RAM 34 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
      PIC18F4431-E/P 功能描述:8位微控制器 -MCU 16KB 768 RAM 34 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT