SSP I2C Operation

<div id="ttlq9"></div>
<noscript id="ttlq9"></noscript>
  • 參數(shù)資料
    型號(hào): PIC18F442-E/PT
    廠商: Microchip Technology
    文件頁數(shù): 106/134頁
    文件大?。?/td> 0K
    描述: IC MCU CMOS 40MHZ 8K FLSH 44TQFP
    產(chǎn)品培訓(xùn)模塊: Asynchronous Stimulus
    標(biāo)準(zhǔn)包裝: 160
    系列: PIC® 18F
    核心處理器: PIC
    芯體尺寸: 8-位
    速度: 40MHz
    連通性: I²C,SPI,UART/USART
    外圍設(shè)備: 欠壓檢測/復(fù)位,LVD,POR,PWM,WDT
    輸入/輸出數(shù): 34
    程序存儲(chǔ)器容量: 16KB(8K x 16)
    程序存儲(chǔ)器類型: 閃存
    EEPROM 大小: 256 x 8
    RAM 容量: 768 x 8
    電壓 - 電源 (Vcc/Vdd): 4.2 V ~ 5.5 V
    數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
    振蕩器型: 外部
    工作溫度: -40°C ~ 125°C
    封裝/外殼: 44-TQFP
    包裝: 托盤
    1997 Microchip Technology Inc.
    DS30444E - page 73
    PIC16C9XX
    11.3
    SSP I2C Operation
    The SSP module in I2C mode fully implements all slave
    functions, except general call support, and provides
    interrupts on start and stop bits in hardware to facilitate
    rmware implementations of the master functions. The
    SSP module implements the standard mode specica-
    tions as well as 7-bit and 10-bit addressing. Two pins
    are used for data transfer. These are the RC3/SCK/SCL
    pin, which is the clock (SCL), and the RC4/SDI/SDA
    pin, which is the data (SDA). The user must congure
    these
    pins
    as
    inputs
    or
    outputs
    through
    the
    TRISC<4:3> bits. The SSP module functions are
    enabled by setting SSP Enable bit SSPEN (SSP-
    CON<5>).
    FIGURE 11-18: SSP BLOCK DIAGRAM
    (I2C MODE)
    The SSP module has ve registers for I2C operation.
    These are the:
    SSP Control Register (SSPCON)
    SSP Status Register (SSPSTAT)
    Serial Receive/Transmit Buffer (SSPBUF)
    SSP Shift Register (SSPSR) - Not directly acces-
    sible
    SSP Address Register (SSPADD)
    Read
    Write
    SSPSR reg
    Match detect
    SSPADD reg
    Start and
    Stop bit detect
    SSPBUF reg
    Internal
    data bus
    Addr Match
    Set, Reset
    S, P bits
    (SSPSTAT reg)
    RC3/SCK/SCL
    RC4/
    shift
    clock
    MSb
    SDI/
    LSb
    SDA
    The SSPCON register allows control of the I2C opera-
    tion. Four mode selection bits (SSPCON<3:0>) allow
    one of the following I2C modes to be selected:
    I2C Slave mode (7-bit address)
    I2C Slave mode (10-bit address)
    I2C Slave mode (7-bit address), with start and
    stop bit interrupts enabled
    I2C Slave mode (10-bit address), with start and
    stop bit interrupts enabled
    I2C Firmware controlled Master Mode, slave is
    idle
    Selection of any I2C mode, with the SSPEN bit set,
    forces the SCL and SDA pins to be open drain, pro-
    vided these pins are programmed to inputs by setting
    the appropriate TRISC bits.
    The SSPSTAT register gives the status of the data
    transfer. This information includes detection of a START
    or STOP bit, species if the received byte was data or
    address if the next byte is the completion of 10-bit
    address, and if this will be a read or write data transfer.
    The SSPSTAT register is read only.
    The SSPBUF is the register to which transfer data is
    written to or read from. The SSPSR register shifts the
    data in or out of the device. In receive operations, the
    SSPBUF and SSPSR create a doubled buffered
    receiver. This allows reception of the next byte to begin
    before reading the last byte of received data. When the
    complete byte is received, it is transferred to the
    SSPBUF register and ag bit SSPIF is set. If another
    complete byte is received before the SSPBUF register
    is read, a receiver overow has occurred and bit
    SSPOV (SSPCON<6>) is set and the byte in the
    SSPSR is lost.
    The SSPADD register holds the slave address. In 10-bit
    mode, the user needs to write the high byte of the
    address (1111 0 A9 A8 0). Following the high byte
    address match, the low byte of the address needs to be
    loaded (A7:A0).
    相關(guān)PDF資料
    PDF描述
    DEHR33A332KA3B CAP CER 3300PF 1KV 10% RADIAL
    RPE5C2A102J2S1A03A CAP CER 1000PF 100V 5% RADIAL
    RPE5C2A102J2M2A03A CAP CER 1000PF 100V 5% RADIAL
    RPE5C2A102J2M1A03A CAP CER 1000PF 100V 5% RADIAL
    VI-JTV-IX-F1 CONVERTER MOD DC/DC 5.8V 75W
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PIC18F442-I/L 功能描述:8位微控制器 -MCU 16KB 768 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18F442-I/L 制造商:Microchip Technology Inc 功能描述:8BIT FLASH MCU SMD 18F442 PLCC44
    PIC18F442-I/ML 功能描述:8位微控制器 -MCU 16KB 768 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18F442-I/P 功能描述:8位微控制器 -MCU 16KB 768 RAM 34I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC18F442-I/P 制造商:Microchip Technology Inc 功能描述:IC 8BIT FLASH MCU 18F442 DIP40