
PIC16LF1904/6/7
DS41569A-page 132
Preliminary
2011 Microchip Technology Inc.
REGISTER 15-2:
ADCON1: A/D CONTROL REGISTER 1
R/W-0/0
U-0
R/W-0/0
ADFM
ADCS<2:0>
—
ADPREF<1:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
u = Bit is unchanged
x = Bit is unknown
-n/n = Value at POR and BOR/Value at all other Resets
‘1’ = Bit is set
‘0’ = Bit is cleared
bit 7
ADFM:
A/D Result Format Select bit
1
= Right justified. Six Most Significant bits of ADRESH are set to ‘0’ when the conversion result is
loaded.
0
= Left justified. Six Least Significant bits of ADRESL are set to ‘0’ when the conversion result is
loaded.
bit 6-4
ADCS<2:0>:
A/D Conversion Clock Select bits
000
=FOSC/2
001
=FOSC/8
010
=FOSC/32
011
=FRC (clock supplied from a dedicated RC oscillator)
100
=FOSC/4
101
=FOSC/16
110
=FOSC/64
111
=FRC (clock supplied from a dedicated RC oscillator)
bit 3-2
Unimplemented:
Read as ‘0’
bit 1-0
ADPREF<1:0>:
A/D Positive Voltage Reference Configuration bits
00
=VREF+ is connected to VDD
01
= Reserved
10
=VREF+ is connected to external VREF+ pin(1)
11
= Reserved
Note 1:
When selecting the FVR or the VREF+ pin as the source of the positive reference, be aware that a