SC16C850
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 11 November 2010
42 of 55
NXP Semiconductors
SC16C850
2.5 to 3.3 V UART with 128-byte FIFOs and IrDA encoder/decoder
Fig 12. General read timing (16 mode)
data
active
valid
address
002aac691
A0 to A2
CS
IOR
D0 to D7
td(IOR-Q)
tdis(IOR-QZ)
td(CS-IOR)
tw(IOR)
td(IOR)
th(A)
th(IOR-CS)
tsu(A)
Fig 13. General read timing (68 mode)
002aac407
tsu(A)
A0 to A4
CS
R/W
D0 to D7
tw(CS)
th(A)
td(CS)
tdis(CS-QZ)
tsu(RWH-CSL)
td(CS-Q)
Fig 14. External clock timing
external clock
002aac357
tw(clk)
tWL
tWH
f
XTAL
1
t
wclk
()
---------------
=