參數(shù)資料
型號(hào): PIC16LF1527-I/PT
廠商: Microchip Technology
文件頁(yè)數(shù): 12/94頁(yè)
文件大小: 0K
描述: MCU PIC 28KB FLASH 64TQFP
產(chǎn)品培訓(xùn)模塊: Configurable Logic Cell
8-bit PIC® Microcontroller Portfolio
標(biāo)準(zhǔn)包裝: 160
系列: PIC® XLP™ 16F
核心處理器: PIC
芯體尺寸: 8-位
速度: 20MHz
連通性: I²C,LIN,SPI,UART/USART
外圍設(shè)備: 欠壓檢測(cè)/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 54
程序存儲(chǔ)器容量: 28KB(16K x 14)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 1.5K x 8
電壓 - 電源 (Vcc/Vdd): 1.8 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 30x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 托盤
181
7810C–AVR–10/12
Atmel ATmega328P [Preliminary]
19.7.5
Parity Checker
The Parity Checker is active when the high USART Parity mode (UPMn1) bit is set. Type of Par-
ity Check to be performed (odd or even) is selected by the UPMn0 bit. When enabled, the Parity
Checker calculates the parity of the data bits in incoming frames and compares the result with
the parity bit from the serial frame. The result of the check is stored in the receive buffer together
with the received data and stop bits. The Parity Error (UPEn) Flag can then be read by software
to check if the frame had a Parity Error.
The UPEn bit is set if the next character that can be read from the receive buffer had a Parity
Error when received and the Parity Checking was enabled at that point (UPMn1 = 1). This bit is
valid until the receive buffer (UDRn) is read.
19.7.6
Disabling the Receiver
In contrast to the Transmitter, disabling of the Receiver will be immediate. Data from ongoing
receptions will therefore be lost. When disabled (i.e., the RXENn is set to zero) the Receiver will
no longer override the normal function of the RxDn port pin. The Receiver buffer FIFO will be
flushed when the Receiver is disabled. Remaining data in the buffer will be lost
19.7.7
Flushing the Receive Buffer
The receiver buffer FIFO will be flushed when the Receiver is disabled, i.e., the buffer will be
emptied of its contents. Unread data will be lost. If the buffer has to be flushed during normal
operation, due to for instance an error condition, read the UDRn I/O location until the RXCn Flag
is cleared. The following code example shows how to flush the receive buffer.
Note:
For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI”
instructions must be replaced with instructions that allow access to extended I/O. Typically
“LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.
Assembly Code Example
USART_Flush:
sbis
UCSRnA, RXCn
ret
in
r16, UDRn
rjmp
USART_Flush
C Code Example(1)
void
USART_Flush( void )
{
unsigned char
dummy;
while
( UCSRnA & (1<<RXCn) ) dummy = UDRn;
}
相關(guān)PDF資料
PDF描述
PIC18F25K20-I/SP IC PIC MCU FLASH 16KX16 28-DIP
PIC18F86J10T-I/PT IC PIC MCU FLASH 32KX16 80TQFP
PIC16C622A-20/SO IC MCU OTP 2KX14 COMP 18SOIC
PIC16F727-I/PT IC PIC MCU FLASH 8KX14 44TQFP
PIC16F1937-I/PT IC PIC MCU FLASH 512KX14 44-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC16LF1527T-I/MR 功能描述:8位微控制器 -MCU 14KB Flash RAM 768b nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16LF1527T-I/PT 功能描述:8位微控制器 -MCU 14KB Flash RAM 768b nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16LF1613-I/SL 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Rail/Tube 制造商:Microchip Technology Inc 功能描述:3.5KB Flash, 256 RAM, 32MHz Int. Osc, 10bit ADC, ZCD, WWDT, CRC, 14 SOIC .150in
PIC16LF1613-I/ST 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Rail/Tube 制造商:Microchip Technology Inc 功能描述:3.5KB Flash, 256 RAM, 32MHz Int. Osc, 10bit ADC, ZCD, WWDT, CRC, 14 TSSOP 4.4mm
PIC16LF1703-I/SL 制造商:Microchip Technology Inc 功能描述:IC MCU 8BIT 2K FLASH 14SOIC