參數(shù)資料
型號: PIC16LC662T-04/PT
廠商: Microchip Technology
文件頁數(shù): 43/125頁
文件大?。?/td> 0K
描述: IC MCU OTP 4KX14 COMP 44TQFP
標準包裝: 1,200
系列: PIC® 16C
核心處理器: PIC
芯體尺寸: 8-位
速度: 4MHz
外圍設(shè)備: 欠壓檢測/復(fù)位,LED,POR,WDT
輸入/輸出數(shù): 33
程序存儲器容量: 7KB(4K x 14)
程序存儲器類型: OTP
RAM 容量: 176 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 6 V
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 44-TQFP
包裝: 帶卷 (TR)
Micrel, Inc.
KSZ8862-16/32MQL
April 2007
24
M9999-040407-3.0
The 100BASE-FX signal detection is summarized as below:
When FXSD1 input voltage is less than 0.2V, this is not a fiber mode or there is no fiber connection.
When FXSD1 input voltage is greater than 1.0V but less than 1.8V, this is a FX mode but no signal detected and far-end
fault generated.
When FXSD1 input voltage is greater than 2.2V, this is a FX mode with signal detected.
To ensure proper operation, a resistive voltage divider is recommended to adjust the fiber transceiver SD output voltage
swing to match the FXSD1 pin’s input voltage threshold.
100BASE-FX Far-End-Fault (FEF)
A far-end-fault (FEF) occurs when the signal detection is logically false on the receive side of the fiber transceiver. The
KSZ8862M detects a FEF when its FXSD1 input on port 1 is between 1V and 1.8V. When a FEF is detected, the
KSZ8862M signals its fiber link partner that a FEF has occurred by sending 84 1’s followed by a zero in the idle period
between frames.
By default, FEF is enabled. FEF can be disabled through register setting at P1MBCR (bit2) or P1CR4 (bit12).
100BASE-SX Operation
100BASE-SX operation is supported on port 1 only. It conforms to the TIA/EIA-785 Standard for 100BASE-SX fiber
operation. Fiber Link Negotiation Pulse (FLNP) Bursts are used to advertise link capabilities to the link partner during fiber
auto-negotiation. FLNP Bursts are equivalent to the Fast Link Pulse (FLP) Bursts used in 10BASE-T and 100BASE-TX
auto-negotiation defined by clause 28 of the IEEE802.3 Standard. Refer to respective Standard for details.
Physical Interface
For 100BASE-SX operation, port 1 interfaces with an external fiber module to drive 850nm fiber optic links up to a
maximum distance of 300m. The interface connections between the KSZ8862M and fiber module are single-ended
(common mode). 100BASE-SX signal transmission and reception are done on TXM1 (pin 49) and RXM1 (pin 46),
respectively. Refer to Micrel reference schematic for recommended interface circuit and termination.
Enabling 100BASE-SX Mode
To enable 100BASE-SX mode, tie FXSD1 (pin 44) to high (+3.3V) and 100FX/10FL (pin 41)-to-ground.
Enabling Fiber Forced Mode
In 100BASE-SX mode, the KSZ8862M supports forced mode only.
For forced mode, port 1 has auto-negotiation disabled, is forced to 100Mbps for the speed, and is set to either half or full
duplex. Optionally, flow control can be enabled to send out PAUSE frames in full duplex mode.
Forced mode and auto-negotiation disabled mode settings for 100BASE-SX fiber use the same registers (P1MBCR,
P1CR4). These registers are summarized in the Register Map section.
10BASE-FL Operation
10BASE-FL operation is supported on port 1 only. It conforms to clause 15 and 18 of the IEEE802.3 Standard for
10BASE-FL fiber operation. Fiber Link Negotiation Pulse (FLNP) Bursts are used to advertise link capabilities to the link
partner during fiber auto-negotiation. FLNP Bursts are equivalent to the Fast Link Pulse (FLP) Bursts used in 10BASE-T
and 100BASE-TX auto-negotiation defined by clause 28 of the IEEE802.3 Standard. Refer to respective Standard for
details.
Physical Interface
For 10BASE-FL operation, port 1 interfaces with an external fiber module to drive 850nm fiber optic links up to a
maximum distance of 2km. The interface connections between the KSZ8862M and fiber module are single-ended
(common mode). 10BASE-FL signal transmission and reception are done on TXM1 (pin 49) and RXM1 (pin 46),
respectively. Refer to Micrel reference schematic for recommended interface circuit and termination.
Enabling 10BASE-FL Mode
To enable 10BASE-FL mode, tie FXSD1 (pin 44) to high (+3.3V) and 100FX/10FL (pin 41)-to-ground.
Enabling Fiber Forced Mode
In 10BASE-FL mode, the KSZ8862M supports forced mode only.
For forced mode, port 1 has auto-negotiation disabled, is forced to 10Mbps for the speed, and is set to either half or full
duplex. Optionally, flow control can be enabled to send out PAUSE frames in full duplex mode.
相關(guān)PDF資料
PDF描述
PIC16LC72-04I/SP IC MCU OTP 2KX14 A/D PWM 28DIP
PIC16LC774/L IC MCU OTP 4KX14 A/D PWM 44PLCC
PIC16LC924-04/L IC MCU OTP 4KX14 LCD DVR 68PLCC
PIC16LC926T-I/PT IC MCU CMOS 20MHZ 8K W/LCD64TQFP
PIC16LF1509T-I/SO IC MCU 8BIT 14KB FLASH 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC16LC66T-04/SO 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16LC66T-04I/SO 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16LC67-04/L 功能描述:8位微控制器 -MCU 14KB 368 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16LC67-04/P 功能描述:8位微控制器 -MCU 14KB 368 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC16LC67-04/PQ 功能描述:8位微控制器 -MCU 14KB 368 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT