PIC16F627A/628A/648A
鍙冩暩璩囨枡
鍨嬭櫉锛� PIC16F628A-E/SS
寤犲晢锛� Microchip Technology
鏂囦欢闋佹暩锛� 47/180闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC MCU FLASH 2KX14 EEPROM 20SSOP
鐢㈠搧鍩硅〒妯″锛� Asynchronous Stimulus
妯欐簴鍖呰锛� 67
绯诲垪锛� PIC® 16F
鏍稿績铏曠悊鍣細 PIC
鑺珨灏哄锛� 8-浣�
閫熷害锛� 20MHz
閫i€氭€э細 UART/USART
澶栧湇瑷倷锛� 娆犲妾㈡脯/寰╀綅锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁革細 16
绋嬪簭瀛樺劜鍣ㄥ閲忥細 3.5KB锛�2K x 14锛�
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 闁冨瓨
EEPROM 澶�?銆�?/td> 128 x 8
RAM 瀹归噺锛� 224 x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 3 V ~ 5.5 V
鎸暕鍣ㄥ瀷锛� 鍏ч儴
宸ヤ綔婧害锛� -40°C ~ 125°C
灏佽/澶栨锛� 20-SSOP锛�0.209"锛�5.30mm 瀵級
鍖呰锛� 绠′欢
閰嶇敤锛� I3DBF648-ND - BOARD DAUGHTER ICEPIC3
AC162053-ND - HEADER INTERFACE ICD,ICD2 18DIP
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�鐣跺墠绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�绗�154闋�绗�155闋�绗�156闋�绗�157闋�绗�158闋�绗�159闋�绗�160闋�绗�161闋�绗�162闋�绗�163闋�绗�164闋�绗�165闋�绗�166闋�绗�167闋�绗�168闋�绗�169闋�绗�170闋�绗�171闋�绗�172闋�绗�173闋�绗�174闋�绗�175闋�绗�176闋�绗�177闋�绗�178闋�绗�179闋�绗�180闋�
PIC16F627A/628A/648A
DS40044G-page 140
2009 Microchip Technology Inc.
17.4
DC Characteristics:
PIC16F627A/628A/648A (Industrial, Extended)
PIC16LF627A/628A/648A (Industrial)
DC CHARACTERISTICS
Standard Operating Conditions (unless otherwise stated)
Operating temperature
-40掳C
鈮� TA 鈮� +85掳C for industrial and
-40掳C
鈮� TA 鈮� +125掳C for extended
Operating voltage VDD range as described in DC specification Table 17-2 and
Param.
No.
Sym
Characteristic/Device
Min
Typ
Max
Unit
Conditions
VIL
Input Low Voltage
D030
D031
D032
D033
I/O ports
with TTL buffer
with Schmitt Trigger input(4)
MCLR, RA4/T0CKI,OSC1
(in RC mode)
OSC1 (in HS)
OSC1 (in LP and XT)
VSS
鈥�
0.8
0.15 VDD
0.2 VDD
0.3 VDD
0.6
V
VDD = 4.5V to 5.5V
otherwise
(Note1)
VIH
Input High Voltage
D040
D041
D042
D043
D043A
D043B
I/O ports
with TTL buffer
with Schmitt Trigger input(4)
MCLR RA4/T0CKI
OSC1 (XT and LP)
OSC1 (in RC mode)
OSC1 (in HS mode)
2.0V
.25 VDD + 0.8V
0.8 VDD
1.3
0.9 VDD
0.7 VDD
鈥�
VDD
V
VDD = 4.5V to 5.5V
otherwise
(Note1)
D070
IPURB
PORTB weak pull-up
current
50
200
400
渭AVDD = 5.0V, VPIN = VSS
IIL
Input Leakage Current(2), (3)
D060
D061
D063
I/O ports (Except PORTA)
PORTA(4)
RA4/T0CKI
OSC1, MCLR
鈥�
卤1.0
卤0.5
卤1.0
卤5.0
渭A
VSS
鈮� VPIN 鈮� VDD, pin at high-impedance
VSS
鈮� VPIN 鈮� VDD, pin at high-impedance
VSS
鈮� VPIN 鈮� VDD
VSS
鈮� VPIN 鈮� VDD, XT, HS and LP
oscillator configuration
VOL
Output Low Voltage
D080
I/O ports(4)
鈥�
0.6
V
IOL = 8.5 mA, VDD = 4.5 V, -40
掳 to +85掳C
IOL = 7.0 mA, VDD = 4.5 V, +85
掳 to
+125
掳C
VOH
Output High Voltage(3)
D090
I/O ports (Except RA4(4) )VDD 鈥� 0.7
VDD 鈥� 0.7
鈥�
V
IOH = -3.0 mA, VDD = 4.5 V, -40
掳 to +85掳C
IOH = -2.5 mA, VDD = 4.5 V, +85
掳 to
+125
掳C
D150
VOD
Open-Drain High Voltage
鈥�
8.5*
V
RA4 pin PIC16F627A/628A/648A,
PIC16LF627A/628A/648A
Capacitive Loading Specs on Output Pins
D100*
D101*
COSC2
CIO
OSC2 pin
All I/O pins/OSC2 (in RC mode)
鈥�
15
50
pF
In XT, HS and LP modes when external
clock used to drive OSC1.
*
These parameters are characterized but not tested.
Data in 鈥淭yp鈥� column is at 5.0V, 25
掳C unless otherwise stated. These parameters are for design guidance only and are not tested.
Note
1:
In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16F627A/628A/648A
be driven with external clock in RC mode.
2:
The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal
operating conditions. Higher leakage current may be measured at different input voltages.
3:
Negative current is defined as coming out of the pin.
4:
Includes OSC1 and OSC2 when configured as I/O pins, CLKIN or CLKOUT.
鐩搁棞PDF璩囨枡
PDF鎻忚堪
PIC12C509-04E/P IC MCU OTP 1KX12 8DIP
PIC24FJ16MC101T-I/SS IC MCU 16BIT 16KB FLASH 20SSOP
DSPIC33FJ16MC101T-I/SS IC DSC 16BIT 16KB 20SSOP
DSPIC33FJ16GP101T-I/SS IC DSC 16BIT 16KB 20SSOP
KSZ8842-32MQLA6 IC SWITCH 10/100 32BIT 128PQFP
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�
鍙冩暩鎻忚堪
PIC16F628A-I/ML 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 224 RAM 16 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁告摎绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁告摎 RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
PIC16F628A-I/ML 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:8BIT FLASH MCU SMD 16F628 QFN-28
PIC16F628A-I/P 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 224 RAM 16 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁告摎绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁告摎 RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
PIC16F628A-I/P 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:IC 8BIT FLASH MCU 16F628 DIP18
PIC16F628A-I/SO 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 3.5KB 224 RAM 16 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁告摎绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁告摎 RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT