- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3891 > PIC16C925T-I/L (Microchip Technology)IC MCU OTP 4KX14 LCD DVR 68PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC16C925T-I/L |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 9/24頁 |
| 文件大小： | 0K |
| 描述： | IC MCU OTP 4KX14 LCD DVR 68PLCC |
| 標(biāo)準(zhǔn)包裝： | 300 |
| 系列： | PIC® 16C |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | I²C，SPI |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，LCD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 25 |
| 程序存儲(chǔ)器容量： | 7KB（4K x 14） |
| 程序存儲(chǔ)器類型： | OTP |
| RAM 容量： | 176 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 5x10b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 帶卷 (TR) |
| 配用： | AC164308-ND - MODULE SKT FOR PM3 68PLCC DVA16XL680-ND - ADAPTER DEVICE FOR MPLAB-ICE AC164024-ND - ADAPTER PICSTART PLUS 68PLCC |
| 其它名稱： | PIC16C925TI/L |
CS61584A
44
DS261PP5
INT - Receive Alarm Interrupt [Host mode] (PLCC pin 7; TQFP pin 63)
An interrupt is generated to flag the host processor when a Status register changes state. The interrupt
is cleared by reading the Status register. The logic level for an active interrupt alarm is controlled by the
IPOL pin. The INT pin is an open drain output and must be tied to the appropriate supply through a
resistor.
IPOL - Interrupt Polarity [Host mode, BTS = 0] (PLCC pin 44; TQFP pin 33)
When BTS is low (Intel bus timing), the active polarity of the INT pin is controlled by IPOL. An active
high interrupt is generated when IPOL is high. An active low interrupt is generated when IPOL is low.
When the BTS pin is high, this pin becomes DTACK and INT is active low.
DTACK - Data Acknowledge [Host mode - parallel port, BTS = 1] (PLCC pin 44; TQFP pin 33)
When the BTS pin is high (Motorola bus timing), a low pulse on DTACK indicates when the CS61584A
has latched the data during a microprocessor write cycle or when the CS61584A has output data to the
bus during a microprocessor read cycle. The polarity of the INT pin is fixed to active low when the BTS
pin is high (Motorola bus timing).
P/S - Parallel/Serial Port Selection [Host modes] (PLCC pin 25; TQFP pin 16)
Selects the method of communication to the internal register set during Host mode operation. Serial port
communication over the SDI, SDO, and SCK pins is selected when P/S is low. Parallel port
communication over an 8-bit, multiplexed address/data bus is selected when P/S is high.
RD(DS) - Read Input (Data Strobe) [Host mode - parallel port] (PLCC pin 6; TQFP pin 62)
When the BTS pin is low (Intel bus timing), a low pulse on RD selects a read operation when the CS
pin is low. When the BTS pin is high (Motorola bus timing), a high pulse on DS performs a read/write
operation when the CS pin is low.
SAD4, SAD5 - Set Chip Address [Host mode - parallel port]
SAD6, SAD7 - (PLCC pins 24, 45, 16, 53; TQFP pins 15, 34, 7, 42)
These pins are hard-wired to establish one of 16 possible device addresses to permit a shared parallel
bus system architecture. The value is compared with the upper nibble of the address byte AD[7:4] as
part of the address decode procedure.
SCLK - Serial Clock [Host mode - serial port] (PLCC pin 6; TQFP pin 62)
Serial clock used to access the register set. A high or low level can be present on SCLK when the
device is selected using the CS pin.
SDI - Serial Data Input [Host mode - serial port] (PLCC pin 4; TQFP pin 60)
Serial data input to the register set. Sampled by the device on the rising edge of SCLK.
SDO - Serial Data Output [Host mode - serial port] (PLCC pin 5; TQFP pin 61)
Serial data output from the register set. If SPOL is low, SDO is valid on the rising edge of SCLK. If
SPOL is high, SDO is valid on the falling edge of SCLK. The SDO pin goes to a high-impedance state
while the serial port is being written or after bit D7 is output on SDO during a read.
SPOL - SDO Polarity Control [Host mode - serial port] (PLCC pin 3; TQFP pin 59)
Controls the polarity of the serial data output SDO. If SPOL is low, SDO is valid on the rising edge of
SCLK. If SPOL is high, SDO is valid on the falling edge of SCLK.
WR(R/W) - Write Input (Read/Write) [Host mode - parallel port] (PLCC pin 61; TQFP pin 49)
When the BTS pin is low (Intel bus timing), a low pulse on WR selects a write operation when the CS
pin is low. When the BTS pin is high (Motorola bus timing), a high pulse on R/W selects a read
operation and a low pulse on R/W selects a write operation when the CS pin is low.
CS61584A
44
DS261F1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC12F675-E/P | IC MCU CMOS 1K FLASH W/AD 8-DIP |
| PIC18C858T-E/L | IC MCU OTP 16KX16 CAN 84PLCC |
| PIC16F636-I/SL | IC PIC MCU FLASH 2KX14 14-SOIC |
| PIC18LC658T-I/L | IC MCU OTP 16KX16 CAN 68PLCC |
| PIC18LC801T-I/L | IC MCU ROMLESS A/D PWM 84PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC16C926/CL | 功能描述:8位微控制器 -MCU 14KB 336 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C926-I/L | 功能描述:8位微控制器 -MCU 14KB 336 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C926-I/L | 制造商:Microchip Technology Inc 功能描述:8BIT CMOS MCU SMD 16C926 PLCC68 |
| PIC16C926-I/PT | 功能描述:8位微控制器 -MCU 14KB 336 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC16C926IPT | 制造商:MICROCHIP 功能描述:New |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。