- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11597 > PIC12LC508AT-04I/SM (Microchip Technology)IC MCU OTP 512X12 LV 8-SOIJ PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC12LC508AT-04I/SM |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 76/113頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU OTP 512X12 LV 8-SOIJ |
| 產(chǎn)品培訓(xùn)模塊： | Asynchronous Stimulus |
| 標(biāo)準(zhǔn)包裝： | 2,100 |
| 系列： | PIC® 12C |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 4MHz |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 5 |
| 程序存儲(chǔ)器容量： | 768B（512 x 12） |
| 程序存儲(chǔ)器類型： | OTP |
| RAM 容量： | 25 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.5 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-SOIC（0.209"，5.30mm 寬） |
| 包裝： | 帶卷 (TR) |
| 配用： | 309-1048-ND - ADAPTER 8-SOIC TO 8-DIP 309-1047-ND - ADAPTER 8-SOIC TO 8-DIP |
| 其它名稱： | PIC12LC508AT04ISM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)
1999 Microchip Technology Inc.
DS40139E-page 65
PIC12C5XX
11.0
ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509
Absolute Maximum Ratings
Ambient Temperature under bias ........................................................................................................... –40°C to +125°C
Storage Temperature ............................................................................................................................. –65°C to +150°C
Voltage on VDD with respect to VSS .................................................................................................................0 to +7.5 V
Voltage on MCLR with respect to VSS...............................................................................................................0 to +14 V
Voltage on all other pins with respect to VSS ............................................................................... –0.6 V to (VDD + 0.6 V)
Total Power Dissipation(1) .................................................................................................................................... 700 mW
Max. Current out of VSS pin .................................................................................................................................. 200 mA
Max. Current into VDD pin ..................................................................................................................................... 150 mA
Input Clamp Current, IIK (VI < 0 or VI > VDD)
.................................................................................................................... ±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)
............................................................................................................. ±20 mA
Max. Output Current sunk by any I/O pin ................................................................................................................ 25 mA
Max. Output Current sourced by any I/O pin........................................................................................................... 25 mA
Max. Output Current sourced by I/O port (GPIO) ................................................................................................. 100 mA
Max. Output Current sunk by I/O port (GPIO )...................................................................................................... 100 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD -
∑ IOH} + ∑ {(VDD-VOH) x IOH} + ∑(VOL x IOL)
NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。