- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10906 > PIC12CE518-04E/SN (Microchip Technology)IC MCU OTP 512X12 W/EE 8SOIC PDF資料下載
參數(shù)資料
| 型號： | PIC12CE518-04E/SN |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 54/113頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU OTP 512X12 W/EE 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 系列： | PIC® 12C |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 4MHz |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 5 |
| 程序存儲(chǔ)器容量： | 768B（512 x 12） |
| 程序存儲(chǔ)器類型： | OTP |
| EEPROM 大?。?/td> | 16 x 8 |
| RAM 容量： | 25 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 包裝： | 管件 |
| 配用： | 309-1046-ND - ADAPTER 8-SOIC TO 8-DIP 309-1045-ND - ADAPTER 8-SOIC TO 8-DIP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁
1999 Microchip Technology Inc.
DS40139E-page 45
PIC12C5XX
8.9
Power-Down Mode (SLEEP)
A device may be powered down (SLEEP) and later
powered up (Wake-up from SLEEP).
8.9.1
SLEEP
The Power-Down mode is entered by executing a
SLEEP
instruction.
If enabled, the Watchdog Timer will be cleared but
keeps running, the TO bit (STATUS<4>) is set, the PD
bit (STATUS<3>) is cleared and the oscillator driver is
turned off. The I/O ports maintain the status they had
before the SLEEP instruction was executed (driving
high, driving low, or hi-impedance).
It should be noted that a RESET generated by a WDT
time-out does not drive the MCLR pin low.
For lowest current consumption while powered down,
the T0CKI input should be at VDD or VSS and the GP3/
MCLR/VPP pin must be at a logic high level (VIHMC) if
MCLR is enabled.
8.9.2
WAKE-UP FROM SLEEP
The device can wake-up from SLEEP through one of
the following events:
1.
An external reset input on GP3/MCLR/VPP pin,
when configured as MCLR.
2.
A Watchdog Timer time-out reset (if WDT was
enabled).
3.
A change on input pin GP0, GP1, or GP3/
MCLR/VPP
when
wake-up
on
change
is
enabled.
These events cause a device reset. The TO, PD, and
GPWUF bits can be used to determine the cause of
device reset. The TO bit is cleared if a WDT time-out
occurred (and caused wake-up). The PD bit, which is
set on power-up, is cleared when SLEEP is invoked.
The GPWUF bit indicates a change in state while in
SLEEP at pins GP0, GP1, or GP3 (since the last time
there was a file or bit operation on GP port).
The WDT is cleared when the device wakes from
sleep, regardless of the wake-up source.
Caution: Right before entering SLEEP, read the
input pins. When in SLEEP, wake up
occurs when the values at the pins change
from the state they were in at the last
reading. If a wake-up on change occurs
and
the
pins
are
not
read
before
reentering SLEEP, a wake up will occur
immediately even if no pins change while
in SLEEP mode.
8.10
Program Verification/Code Protection
If the code protection bit has not been programmed,
the on-chip program memory can be read out for
verification purposes.
The first 64 locations can be read by the PIC12C5XX
regardless of the code protection bit setting.
The last memory location cannot be read if code pro-
tection is enabled on the PIC12C508/509.
The last memory location can be read regardless of the
code protection bit setting on the PIC12C508A/509A/
CR509A/CE518/CE519.
8.11
ID Locations
Four memory locations are designated as ID locations
where the user can store checksum or other code-
identification
numbers.
These
locations
are
not
accessible during normal execution but are readable
and writable during program/verify.
Use only the lower 4 bits of the ID locations and
always program the upper 8 bits as ’0’s.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J6X-IY-B1 | CONVERTER MOD DC/DC 5.2V 50W |
| VI-J6W-IY-B1 | CONVERTER MOD DC/DC 5.5V 50W |
| JBXFD3G03MCSDSR | CONN PLUG 3POS STR CABLE CRIMP |
| PIC12C672T-10I/SM | IC MCU OTP 2KX14 A/D 8-SOIJ |
| MT2492SMI-92-SP | MODEM V.92 SERIAL DATA 5V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC12CE518-04I/JW | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontroller with EEPROM Data Memory |
| PIC12CE518-04I/P | 功能描述:8位微控制器 -MCU .75KB 25 RAM 6 I/O 4 MHz IndTemp PDIP8 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC12CE518-04I/P | 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU 12CE518 DIP8 |
| PIC12CE518-04I/SM | 功能描述:8位微控制器 -MCU .75KB 25 RAM 6 I/O 4 MHz IndTemp SOIC8 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC12CE518-04I/SM | 制造商:Microchip Technology Inc 功能描述:8BIT CMOS MCU SMD 12CE518 SOIC8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。