- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365362 > PI74ALVCH16270 (Pericom Semiconductor Corp.) 12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs PDF資料下載
參數(shù)資料
| 型號： | PI74ALVCH16270 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs |
| 中文描述： | 12位到24位注冊總線交換器與三態(tài)輸出 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大小： | 156K |
| 代理商： | PI74ALVCH16270 |
PI74ALVCH16270
PI74ALVCH16270
12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs
1
PS8171A 03/05/03
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Description
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced in the Company’s advanced 0.5 micron CMOS technology,
achieving industry leading speed.
The PI7ALVCH16270 is used in applications where data must
be transferred from a narrow high-speed bus to a wider lower
frequency bus.
The device provides synchronous data exchange between the two
ports. Data is stored in the internal registers on the
low-to-high transition of the clock (CLK) input when the appropriate
CLKEN inputs are low. The select (SEL) line selects 1B or 2B
data for the A outputs. For data transfer in the A-to-B direction, a
two stage pipeline is provided in the A-to1B path,with a single
storage register in the A-to-2B path. Proper control of the CLKENA
inputs allows two sequential 12-bit words to be presented
synchronously as a 24-bit on the B port. Data flow is controlled by
the active-low output enables (OEA, OEB). The control terminals
are registered to synchronize the bus direction changes with the
CLK.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vcc through a pullup resistor, the
minimum value of the resistor is determined by the current-sinking
capability of the driver. Due to OE being routed through a register,
the active state of the outputs cannot be determined prior to the
arrival of the first clock pulse.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12-Bit To 24-Bit Registered Bus Exchanger
with 3-State Outputs
Logic Block Diagram
Product Features
PI74ALVCH16270 is designed for low voltage operation
V
CC
= 2.3V to 3.6V
Hysteresis on all inputs
Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25°C
Typical V
OHV
(Output V
OH
Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25°C
Bus Hold retains last active bus state during 3-STATE,
eliminating the need for external pullup resistors
Industrial operation at –40°C to +85°C
Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)
相關PDF資料 |
PDF描述 |
|---|---|
| PI74ALVCH16271 | 12-Bit To 24-Bit Multiplexed Bus Exchanger with 3-State Outputs |
| PI74ALVCH162820 | 3.3V 10-Bit Flip-Flop with Dual Outputs and 3-State Outputs |
| PI74ALVCH162827 | 20-Bit Buffer Driver with 3-STATE Outputs |
| PI74ALVCH16823 | 18-Bit Bus-Interface Flip-Flop with 3-State Outputs |
| PI74ALVCH16952 | 16-Bit Registered Transceiver With 3-STATE Outputs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PI74ALVCH16270A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bus Exchanger |
| PI74ALVCH16270V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bus Exchanger |
| PI74ALVCH16271 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:12-Bit To 24-Bit Multiplexed Bus Exchanger with 3-State Outputs |
| PI74ALVCH16271A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bus Exchanger |
| PI74ALVCH16271V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bus Exchanger |
發(fā)布緊急采購，3分鐘左右您將得到回復。