
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2516
Phase-Locked Loop Clock Driver
5
PS8440C 07/24/01
r
e
m
a
a
P
m
)
p
n
I
o
F
o
T
)
p
O
(
V
C
C
.
M
V
5
6
1
±
V
3
=
V
C
C
.
M
V
3
±
V
3
=
s
U
.
y
T
.
a
M
.
y
T
.
a
M
t
e
p
t
(
r
r
N
I
Y
y
n
A
L
C
(
L
C
(
C
(
K
L
C
↑
r
N
I
N
I
N
I
K
L
z
H
T
)
H
)
H
M
6
6
M
6
6
M
U
M
6
6
0
O
0
1
B
F
>
≤
>
=
N
I
B
F
↑
0
5
1
0
0
0
5
5
5
5
1
5
7
0
0
1
2
1
+
s
)
O
)
T
U
O
B
F
r
Y
y
n
A
)
p
p
K
K
0
0
5
5
1
4
4
e
c
y
D
%
)
H
t
r
t
f
z
H
M
%
0
8
0
5
1
o
o
0
%
5
0
=
2
N
I
K
o
L
C
m
3
7
1
5
7
2
s
Switching Characteristics
(Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature, C
L
= 22pF)
(1,3)
Notes:
1. These parameters are not production tested.
2. The t
sk(O)
specification is only valid for equal loading of all outputs.
3. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
Notes:
1. Operating Clock Frequency indicates a range over which the PLL must be able to lock, but in which it is not
required to meet the other timing parameters (used for low-speed system debug).
2. Application Clock Frequency indicates a range over which the PLL must meet all of the timing parameters.
3. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be
obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications
for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.
4. Frequency and loading condition should not exceed 0.85 watt power dissipation (package limitation). Please refer to Graph 1.
Timing Requirements
(Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature)
l
b
m
y
S
r
e
m
a
a
P
.
M
.
a
M
s
U
F
P
O
K
L
C
y
c
e
q
e
k
c
o
r
p
O
)
5
2
0
5
1
z
H
M
t
P
P
A
K
L
C
y
c
e
q
e
k
c
o
n
o
p
A
)
6
3
3
1
t
N
O
I
A
Z
I
D
I
B
A
T
S
p
u
r
w
o
p
r
e
m
i
n
o
a
)
1
s
m
I
Y
C
e
c
y
d
k
c
o
t
p
n
0
4
0
6
%
0
I
Clock Frequency (MHz)
0
50
Load = 22pF
Load = 10pF
100
150
200
250
300
350
50
100
150
Graph 1. Dynamic Current vs. Clock Frequency
(V
CC
= 3.6V, T
A
= 25°C)