- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8786 > PI6C2408-1LE (Pericom)IC 4+4 0-DELAY CLK BUFF 16-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | PI6C2408-1LE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 10/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 4+4 0-DELAY CLK BUFF 16-TSSOP |
| 產(chǎn)品變化通告： | Product Discontinuation 03/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 類型： | 零延遲緩沖器 |
| PLL： | 帶旁路 |
| 輸入： | TTL |
| 輸出： | TTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:8 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 140MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FMS6690 Rev. 1.0.3
9
FM
S6690
—
Six
C
h
annel,
6
th
Order,
SD/PS/HD
Video
Filt
er
Driver
The same method can be used for biased signals with
the addition of a pull-up resistor to make sure the clamp
never operates. The internal pull-down resistance is
800k
Ω ±20%, so the external resistance should be
7.5M
Ω to set the DC level to 500mV. If a pull-up
resistance of less than 7.5M
Ω desired, add an external
pull-down such that the DC input level is set to 500mV.
75
Ω
LCVF
Bias
Input
75
Ω
0.1
External Video
source must
be AC-coupled.
500mV+/-350mV
7.5M
Ω
Figure 19. Biased SCART with DC-Coupled Outputs
The same circuits can be used with AC-coupled outputs
if desired.
DVD or
STB
SoC
DAC
Output
75
Ω
LCVF
Clamp
Inactive
0V- 1.4V
220
Figure 20. DC-Coupled Inputs, AC-coupled Outputs
75
Ω
LCVF
Clamp
Active
75
Ω
0.1
External video
source must
be AC-coupled.
220
500mV+/-350mV
7.5M
Ω
Figure 21. Biased SCART with AC-Coupled Outputs
Note:
8.
The video tilt or line time distortion is dominated by
the AC-coupling capacitor. The value may need to
be increased beyond 220F to obtain satisfactory
operation in some applications.
Power Dissipation
The FMS6690 output drive configuration must be
considered when calculating overall power dissipation.
Care must be taken not to exceed the maximum die
junction temperature. The following example can be
used to calculate the FMS6690’s power dissipation and
internal temperature rise.
TJ= TA+ Pd ΘJA
(1)
where Pd= PCH1+ PCH2+ PCHx,
and PCHx= VS ICH- (VO
2/RL)
(2)
where:
VO = 2VIN+ 0.280V;
ICH = (ICC/ 6) + (VO/RL);
VIN= RMS value of input signal;
ICC = 60mA;
VS= 5V; and
RL= channel load resistance.
Board layout affects thermal characteristics. Refer to
the Layout Considerations section for more information
.
Output Considerations
The FMS6690 outputs are DC offset from the input by
150mV therefore, VOUT = 2VIN DC+150mv. This offset
is required to obtain optimal performance from the
output driver and is held at the minimum value to
decrease the standing DC current into the load. Since
the FMS6690 has a 2x (6dB) gain, the output is typically
connected via a 75-series back-matching resistor
followed by the 75 video cable. Because of the
inherent divide by two of this configuration, the blanking
level at the load of the video signal is always less then
1V. When AC-coupling the output, ensure that the
coupling capacitor of choice passes the lowest
frequency content in the video signal and that line time
distortion (video tilt) is kept as low as possible.
The selection of the coupling capacitor is a function of
the subsequent circuit input impedance and the leakage
current of the input being driven. To obtain the highest-
quality output video signal, the series termination
resistor must be placed as close to the device output
pin as possible. This greatly reduces the parasitic
capacitance and inductance effect on the FMS6690
output driver. The distance from device pin to place
series termination resistor should be no greater than 0.1
inches.
Figure 22. Distance from Device Pin to Series
Termination Resistor
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/24SJ8SN | CONN RCPT 8POS JAM NUT W/SCKT |
| D38999/24FG11PALC | CONN HSG RCPT 11POS JAM NUT PINS |
| PI6C2408-1HWE | IC 4+4 0-DELAY CLK BUFF 16-SOIC |
| VI-24P-MW-F2 | CONVERTER MOD DC/DC 13.8V 100W |
| MS17346R28C21S | CONN RCPT 37POS BOX MT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI6C2408-1LEX | 功能描述:鎖相環(huán) - PLL 4+4 Zero Delay Clock Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6C2408-1LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|TSSOP|16PIN|PLASTIC |
| PI6C2408-1LIE | 功能描述:鎖相環(huán) - PLL 4+4 Zero Delay Clock Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6C2408-1LIEX | 功能描述:鎖相環(huán) - PLL 4+4 Zero Delay Clock Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6C2408-1W | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Zero-Delay Clock Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。