參數(shù)資料
型號: PI6C2408-1HWE
廠商: Pericom
文件頁數(shù): 9/10頁
文件大?。?/td> 0K
描述: IC 4+4 0-DELAY CLK BUFF 16-SOIC
產(chǎn)品變化通告: Product Discontinuation Notice 22/Jan/2010
標(biāo)準(zhǔn)包裝: 48
類型: 零延遲緩沖器
PLL: 帶旁路
輸入: TTL
輸出: TTL
電路數(shù): 1
比率 - 輸入:輸出: 1:8
差分 - 輸入:輸出: 無/無
頻率 - 最大: 140MHz
除法器/乘法器: 無/無
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 管件
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FMS6690 Rev. 1.0.3
8
FM
S6690
Six
C
h
annel,
6
th
Order,
SD/PS/HD
Video
Filt
er
Driver
Applications Information
Functional Description
The FMS6690 Low-Cost Video Filter (LCVF) provides
6dB gain (9dB optional, contact factory for further
information) from input to output. In addition, the input is
slightly offset to optimize the output driver performance.
The offset is held to the minimum required value to
decrease the standing DC current into the load. Typical
voltage levels are shown in Figure 14.
Figure 14. Typical Voltage Levels
The FMS6690 provides an internal diode clamp to
support AC-coupled input signals. If the input signal
does not go below ground, the input clamp does not
operate. This allows DAC outputs to directly drive the
FMS6690 without an AC coupling capacitor. The worst-
case sync tip compression, due to the clamp, does not
exceed 7mV. The input level set by the clamp,
combined with the internal DC offset, keeps the output
within acceptable range. When the input is AC-coupled,
the diode clamp sets the sync tip (or lowest voltage) just
below ground.
For symmetric signals like C, U, V, Cb, Cr, Pb, and Pr;
the average DC bias is fairly constant and the inputs
can be AC-coupled with the addition of a pull-up resistor
to set the DC input voltage. DAC outputs can also drive
these same signals without the AC coupling capacitor.
A conceptual illustration of the input clamp circuit is
shown in Figure 15.
YOUT
800k
Driver
YIN
0.65V
Figure 15. Input Clamp Circuit
I/O Configurations
For DC-coupled DAC drive with DC-coupled outputs,
use the configuration in Figure 16.
DVD or
STB
SoC
DAC
Output
75
Ω
LCVF
Clamp
Inactive
0V- 1.4V
Figure 16. DC-Coupled Inputs and Outputs
Alternatively, if the DAC’s average DC output level
causes the signal to exceed the range of 0V to 1.4V, it
can be AC-coupled, as shown in Figure 17.
DVD or
STB
SoC
DAC
Output
75
Ω
LCVF
Clamp
Active
0.1
0V- 1.4V
Figure 17. AC-Coupled Inputs, DC-coupled Outputs
When the FMS6690 is driven by an unknown external
source or a SCART with its own clamping circuitry, the
inputs should be AC-coupled, shown in Figure 18.
75
Ω
LCVF
Clamp
Active
75
Ω
0.1
External Video
source must
be AC-coupled.
0V- 1.4V
Figure 18. SCART with DC-Coupled Outputs
相關(guān)PDF資料
PDF描述
VI-24P-MW-F2 CONVERTER MOD DC/DC 13.8V 100W
MS17346R28C21S CONN RCPT 37POS BOX MT W/SCKT
PI6C2408-1HLE IC 4+4 0-DELAY CLK BUFF 16-TSSOP
MS17346C28C21S CONN RCPT 37POS BOX MT W/SCKT
VI-24P-MW-F1 CONVERTER MOD DC/DC 13.8V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI6C2408-1HWEX 功能描述:鎖相環(huán) - PLL 4+4 Zero Delay Clock Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
PI6C2408-1HWI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|16PIN|PLASTIC
PI6C2408-1HWIE 功能描述:鎖相環(huán) - PLL 4+4 Zero Delay Clock Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
PI6C2408-1HWIEX 功能描述:鎖相環(huán) - PLL 4+4 Zero Delay Clock Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
PI6C2408-1I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clock IC | 4+4 Output Zero-Delay Clock Driver (Bank A = Ref. Bank B = Ref). 10 to 134 MHz. Industrial Temp. Operation