![](http://datasheet.mmic.net.cn/260000/PI6C102-16BH_datasheet_15939625/PI6C102-16BH_5.png)
5
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
P8399-1 06/11/99
PI6C102-16
Spread Spectrum Clock Synthesizer
Storage Temperature ............................................................–65°C to +150°C
Ambient Temperature with Power Applied.............................. –0°C to +70°C
3.3V Supply Voltage to Ground Potential .............................. –0.5V to +4.6V
2.5V Supply Voltage to Ground Potential .............................. –0.5V to +3.6V
DC Input Voltage .................................................................... –0.5V to +4.6V
Note:
Stresses greater than those listed under MAXIMUM RATINGS may cause perma-
nent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
DC Electrical Characteristics
(V
DD
= +3.3V ±5%, V
DD2
= +2.5V ± 5%, T
A
= 0°C to +70°C)
6
1
0
1
C
6
P
o
n
o
C
n
n
o
m
u
,
a
o
V
5
2
6
V
=
s
p
n
s
o
C
p
a
c
y
p
u
S
V
e
V
D
D
c
5
.
a
.
a
M
M
2
=
l
A
D
D
V
r
o
S
S
n
o
m
u
,
a
o
V
5
6
4
V
=
s
p
n
s
o
C
p
a
c
y
p
u
S
V
e
V
D
D
3
.
a
.
a
M
M
=
c
l
A
D
D
V
r
o
S
S
e
d
)
=
o
M
#
n
N
w
W
o
d
w
o
P
W
P
D
R
0
0
1
m
A
0
0
5
m
A
z
H
=
M
#
6
6
6
e
A
L
E
S
0
6
0
1
A
m
2
7
A
m
0
7
1
z
H
=
M
#
6
0
0
1
6
0
1
e
A
L
E
S
1
A
m
0
0
1
A
m
0
7
1
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
The PWR_DWN# is used to place the device in a very low power
state. PWR_DWN# is an asynchronous active low input. Internal
clocks are stopped after the device is put in power-down mode. The
power-on latency is less than 3ms. PCI_STOP# and CPU_STOP#
are “don’t cares” during the power-down operations. The REF
clock is stopped in the LOW state as soon as possible.
CPU_STOP# is an input signal used to turn off the CPU clocks for
low power operation. CPU_STOP# is asserted asynchronously by
the external clock control logic with the rising edge of free running
PCI clock and is internally synchronized to the external PCICLK_F
output. All other clocks continue to run while the CPU clocks are
disabled. The CPU clocks are always stopped in a LOW state and
started guaranteeing that the high pulse width is a full pulse. CPU
clock on latency is 2 or 3 CPU clocks and CPU clock off latency
is 2 or 3 CPU clocks.