- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > PEX8524V-BB25BIG (PLX Technology, Inc.) Flexible & Versatile PCI Express⑩ Switch PDF資料下載
參數(shù)資料
| 型號： | PEX8524V-BB25BIG |
| 廠商： | PLX Technology, Inc. |
| 英文描述： | Flexible & Versatile PCI Express⑩ Switch |
| 中文描述： | 柔性 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大小： | 881K |
| 代理商： | PEX8524V-BB25BIG |
Features
PEX 8524V General Features
-
Integrated SerDes
Up to six configurable ports
35mm x35mm, 680 pin PBGA package
Typical Power: 5.7 Watts
PEX 8524V Key Features
Standard Compliant
-
PCI Express Base Specification, r1.1
High Performance
-
Non-blocking switch fabric
-
Full line rate on all ports
Non-Transparent Bridging
-
Configurable Non-Transparent port
for Multi-Host or Intelligent I/O
Support
Flexible Configuration
-
Six highly flexible & configurable
ports (x1, x2, x4, x8, or x16)
-
Configurable with strapping pins,
EEPROM, or Host software
-
Lane and polarity reversal
PCI Express Power Management
-
Link power management states: L0,
L0s, L1, L2/L3 Ready, and L3
-
Device states: D0 and D3hot
Quality of Service (QoS)
-
Two Virtual Channels per port
-
Eight Traffic Classes per port
-
Fixed and Round-Robin Virtual
Channel Port Arbitration
Reliability, Availability,
Serviceability
-
6 Standard Hot-Plug Controllers
-
Upstream port as hot-plug client
-
Transaction Layer end-to-end CRC
-
Poison bit
-
Advanced Error Reporting
-
Lane Status bits and GPO available
-
Per port performance monitoring
Average packet size
CRC errors and more
-
JTAG boundary scan
Multi-purpose, Feature Rich
ExpressLane
PCI Express Switch
The
ExpressLane
PEX 8524V device offers PCI Express switching capability
enabling users to add scalable high bandwidth, non-blocking interconnection to a
wide variety of applications including
servers, storage systems, communications
platforms, blade servers,
and
embedded-control products
. The PEX 8524V is
well suited for
fan-out
,
aggregation, dual-graphics, peer-to-peer,
and
intelligent
I/O
module
applications.
Highly Flexible Port Configurations
The
ExpressLane
PEX 8524V offers highly configurable ports. There are a
maximum of 6 ports that can be configured to any legal width from x1 to x16, in any
combination to support your specific bandwidth needs. The ports can be configured
for
symmetric
(each port having the same lane width and traffic load) or
asymmetric
(ports having different lane widths) traffic. In the event of asymmetric
traffic, the PEX 8524V features a
flexible central packet memory
that allocates a
memory buffer for each port as required by the application or endpoint. This buffer
allocation along with the device's
flexible packet flow control
minimizes
bottlenecks when the upstream and aggregated downstream bandwidths do not match
(are asymmetric). Any of the ports can be designated as the upstream port, which can
be changed dynamically.
End-to-end Packet Integrity
The PEX 8524V provides
end-to-end CRC
protection (ECRC) and
Poison
bit
support to enable designs that require
end-to-end data integrity
. These features are
optional in the PCI Express specification, but PLX provides them across its entire
ExpressLane
switch product line.
Non-Transparent “Bridging” in a PCI Express Switch
The
ExpressLane
PEX 8524V product supports full non-transparent bridging (NTB)
functionality to allow implementation of
multi-host systems
and
intelligent I/O
modules
in
communications
,
storage
,
blade server,
and
graphics fan-out
applications.
To ensure quick product migration, the non-transparency features are
implemented in the same fashion as in standard PCI applications.
Non-transparent bridges allow systems to isolate memory domains by presenting the
processor subsystem as an endpoint, rather than another memory system. Base
address registers are used to translate addresses; doorbell registers are used to send
interrupts between the address domains; and scratchpad registers are accessible from
both address domains to allow inter-processor communication.
Two Virtual Channels
The
ExpressLane
PEX 8524V switch supports 2 full-featured Virtual Channels
(VCs) and a full 8 Traffic Classes (TCs). The mapping of Traffic Classes to port-
specific Virtual Channels allows for different mappings for different ports. In
addition, the devices offer user-selectable Virtual Channel arbitration algorithms to
enable users to fine tune the Quality of Service (QoS) required for a specific
application.
Low Power with Granular SerDes Control
The PEX 8524V provides low power capability that is fully compliant with the PCI
Express power management specification. In addition, the SerDes physical links can
be turned off when unused for even lower power.
PEX 8524V
Version 1.4 2007
No Recommended
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEX8524VRDK-1 | Flexible & Versatile PCI Express⑩ Switch |
| PEX8524VRDK-4 | Flexible & Versatile PCI Express⑩ Switch |
| PEX8524VRDK-8 | Flexible & Versatile PCI Express⑩ Switch |
| PEX8524 | Flexible & Versatile PCI Express Switch |
| PEX8524-BC25BI | Flexible & Versatile PCI Express Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEX8524VRDK-1 | 制造商:PLX 制造商全稱:PLX 功能描述:Flexible & Versatile PCI Express? Switch |
| PEX8524VRDK-4 | 制造商:PLX 制造商全稱:PLX 功能描述:Flexible & Versatile PCI Express? Switch |
| PEX8524VRDK-8 | 制造商:PLX 制造商全稱:PLX 功能描述:Flexible & Versatile PCI Express? Switch |
| PEX8525 | 制造商:PLX 制造商全稱:PLX 功能描述:High-Performance 24-lane, 5-port PCIe Switch |
| PEX8525-AA25BI | 功能描述:外圍驅(qū)動器與原件 - PCI 24 Lane 5 Port PCI Express Switch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。