參數(shù)資料
型號: PEF3460E
廠商: INFINEON TECHNOLOGIES AG
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 1/2頁
文件大?。?/td> 146K
代理商: PEF3460E
TE3-FALC
I
DS3 framer supporting M23 and
C-Bit parity modes
I
Processing of all DS3 overhead
channels including the FEAC and
MDL link
I
Processing of all E3 overhead
channels such as trail trace
I
PLCP sub frame for DS3/E3 G.751
allowing the mapping of ATM cells
I
DS3/E3 BERT unit
1.27 mm ball pitch
I
Industrial temperature range
package, -40 °C to +85 °C
P
R O D U C T
B
R I E F
N e v e r s t o p t h i n k i n g .
Applications
I
Wireless base stations
I
LAN/WAN router
I
DSLAMs
I
Remote access/concentrator
I
Multimedia gateways
Analog Line Interface
I
Single channel T3/E3 analog
receive & transmit circuitry
I
Identical T3/E3 transformer inter-
face. True software switchable
I
Clock & data recovery
I
Analog LOS detection
I
Single pulse template for all line
length 0 - 450 ft, no need for
setting of Line Build Out
Digital Jitter Attenuator
I
Two separate transmit and receive
jitter attenuators
I
Meets jitter transfer requirements
I
All line rate clocks generated
internally, no requirement for
external 34/45 MHz oscillators
I
Clock generation unit accepts
flexible frequency reference clocks,
4 MHz to 52 MHz
DS3/E3 Framer
I
E3 Framer supporting G.832,
G.751 & TBR24
ATM Cell Processor
I
Cell processor as per G.804
I
Mapping cells directly into DS3/E3
frames or via PLCP frame
PPP Processor
I
Bit and byte synchronous HDLC
controller
I
Generation and detection of flags,
bit stuffing, CRC-16/32
System Interfaces
I
Utopia Level 2 interface 8/16 Bit
I
POS-PHY interface 8/16 Bit
I
Serial clock and data interface
I
8/16 Bit Motorola/Intel processor
interface
Test and Diagnostic
I
JTAG test port
I
OCDS debug port
Embedded Controller
I
Embedded microcontroller with
all code & data memory
General Features
I
3.3 V I/O CMOS technology
I
1.8 V core logic supply
I
P-BGA-272 package
27 x 27 mm body size,
Key Features
I
Integrated T3/E3 analog
I
Single pulse template for all line
lengths, no LBO requirement
I
Jitter attenuation in both Tx and Rx
I
Full featured DS3/E3 framer
I
ATM and PPP/HDLC mapping
I
UTOPIA or POS-PHY interface
I
Integrated μC running S/W driver
I
Control via 8/16 Bit Motorola/Intel
μP i/f or inband ATM/PPP
messages
I
High level message based API
T E 3 - F A L C
P E F 3 4 6 0 E
Single channel T3/E3 Framer & Line
Interface for ATM, Frame Relay
and PPP/IP.
The TE3-FALC
is a complete solution for a T3/E3
broadband interface. It includes DS3/E3 framing,
analog line interface, two jitter attenuators and the
mapping of ATM or PPP/HDLC. The TE3-FALC
also
integrates a microcontroller which is running the
device driver and gathering statistics as managed
MIB objects.
On the line side the TE3-FALC
interfaces to a 75
co-axial cable via transformers. Highly accurate
analog pulse shaping removes the need to measure
cable length and set the Line Build Out.
On the system side, industry standard UTOPIA and
POS-PHY interface as well as a serial clock/data port
are provided. This allows the TE3-FALC
to be
connected to a wide array of Layer 2/3 & 4 network
processors.
w w w . i n f i n e o n . c o m
相關(guān)PDF資料
PDF描述
PEF80902 4B3T Second Gen. Modular ISDN NT(Ordinary)
PF4610F Double Ended Mold Type Phototransistors
PF4650F Double Ended Mold Type Phototransistors
PGA103(中文) Programmable Gain Amplifier(可編程增益放大器)
PGA309(中文) VOLTAGE OUTPUT PROGRAMMABLE SENSOR CONDITIONER(電壓輸出可編程傳感器調(diào)節(jié)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEF3460EV1.2 制造商:Rochester Electronics LLC 功能描述:- Bulk
PEF3460EV1.2-G 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
PEF4065 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:High Voltage Subscriber Line IC
PEF41068FV1.1 制造商:Infineon Technologies AG 功能描述:
PEF42065HLV1.2 制造商:Rochester Electronics LLC 功能描述: 制造商:Lantiq 功能描述: 制造商:Infineon Technologies AG 功能描述: