參數(shù)資料
型號: PEF24622
英文描述: ?SOCRATES-4?
中文描述: ?蘇格拉底- 4?
文件頁數(shù): 63/73頁
文件大?。?/td> 1618K
代理商: PEF24622
PEB 2466
PEF 2466
Test Modes
Hardware Reference Manual
54
2001-02-20
9.2
Digital Loops
The digital loops feed signals from the receive path back to the transmit path. There are
five digital loops, which are shown in
Figure 34
.
Figure 34
Digital Loops
Table 35
Digital Loop Programming in Register CR3, Bits 7 to 4
Test-Loops Digital Loops (CR3.7 = 1)
1000
DLB-ANA
1001
DLB-4M
1100
DLB-128K
1101
DLB-64K
1111
DLB-PCM
Digital Loop Back via analog port is selected.
Digital Loop Back via 4 MHz is selected.
Digital Loop Back via 128 kHz is selected.
Digital Loop Back via 64 kHz is selected.
Digital Loop Back via PCM Registers is selected.
Receive Path
Transmit Path
Analog
Output
Analog
Input
PCM
Input
PCM
Output
IM1
TH
Digital Gain 2
Digital Gain 2
D
D
D
D
IM2
D
Frequency
Response
Digital Gain 1
Frequency
Response
Digital Gain 1
HPX
HPR
ADC
DAC
AGX
AGR
CMP
EXP
2466_234
相關(guān)PDF資料
PDF描述
PEF2466-H A-Law/u-Law CODEC
PEF24901 ISDN LINE INTERFACE|BASIC|CMOS|QFP|64PIN|PLASTIC
PEF24901H ?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code?
PEF24902 ISDN Line Interface
PEF24902H ?Quad ISDN Echocancellation Circuit Analog Front End - 2B1Q/4B3T Code?
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEF24622EV2.1-G 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SHDSL RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
PEF24624EV1.2 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述:
PEF24624EV1.2-G 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad ISDN Hi V Power Controller RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
PEF24624EV1.2PB 制造商:Infineon Technologies AG 功能描述:SP000007812_SHDSL_TRAYS_PB
PEF24624EV12-G 制造商:Rochester Electronics LLC 功能描述: