- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378049 > PEF22554E (INFINEON TECHNOLOGIES AG) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | PEF22554E |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 2/30頁 |
| 文件大?。?/td> | 914K |
| 代理商： | PEF22554E |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
QuadFALC
PEF 22554
Overview
Delta Sheet
2/30
2002-09-16
1
Overview
1.1
Functional Changes
The following function has been changed:
Version status in register VSTR changed from 02
H
to 05
H
The boundary scan part number changed to 142, the boundary scan ID changed to
1. A new BSDL file is required.
The pulse mask programming (registers XPM(2:0)) has to be adjusted.
The MCLK reference clock programming (registers GCM(8:1)) has to be changed.
Variable master clock frequency function always enabled (GCM2(4) = 1).
New feature “automatic short haul/long haul adjustment” available by setting
LIM0.EQON = 1.
Additional automatic resynchronization mode for T1 (new bit: FMR2.7 = AFRS).
Additional compare status field (mode 2) in SS7 mode (new bit: CCR5.6 = CSF2).
2048 kHz synchronization interface according o ITU-T G.703 Sec. 13 (E1). For more
information refer to online Application Notes
.1.2
All severe errata of QuadFALC
Version 1.3 have been fixed. For more information
please contact your local sales office.
Correction of Errata
1.3
QuadFALC
Version 2.1 is pin-compatible with QuadFALC
Version 1.x. However,
some pin functions have been modified as detailed below:
No 5 V input levels are allowed due to technology restrictions (see
Page 24
).
The currently unused ("N.C.") pins on V1.3 devices are used as "Core Voltage
Supply" (
V
DDC
) pins and "Voltage Selection" (VSEL) pin on V2.x devices. Due to the
new technology the core voltage is 1.8 V (see
Chapter 1.5
).
Modified Pin Functions
1.4
Package
In addition to the P-TQFP-144-8 package, a P-BGA-160-1 package with a ball pitch of
1.0 mm and a size of 15 mm
×
15 mm is supported (see
Figure 4
).
1.5
Power Supply
The Version 2.1 device requires two supply voltages, 3.3 V and 1.8 V. For compatibility
reasons, it is possible to operate the device off a single 3.3 V supply, with the 1.8 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEF22554HT | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256H | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22810 | ETHERNET OVER VDSL CHIPSET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEF22554E-V2.1 | 制造商:Infineon Technologies AG 功能描述:DATACOM, FRAMER, PBGA160 |
| PEF22554EV2.1-G | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| PEF22554EV21 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEF22554EV3.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEF22554EV3.1-G | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。