參數(shù)資料
型號: PEB24901H
英文描述: LTC3026 Evaluation Kit
中文描述: ?四整體數(shù)位服務(wù)網(wǎng)路Echocancellation電路數(shù)字前端4B3T線路碼的終結(jié)?
文件頁數(shù): 59/73頁
文件大?。?/td> 1618K
代理商: PEB24901H
PEB 2466
PEF 2466
Electrical Characteristics and Timing Diagrams
Hardware Reference Manual
50
2001-02-20
8.6.2
Double Clocking Mode
Figure 30
PCM Interface Timing in Double Clocking Mode
Parameter
Symbol
Limit Values
typ.
Unit
min.
1/8192
0.4*
t
PCLK
max.
1/256
0.6*
t
PCLK
Period of PCLK
PCLK high time
Period FSC
FSC setup time
FSC hold time
DRA/B setup time
DRA/B hold time
DXA/B delay time
1)
DXA/B delay time to high Z
TCA#/TCB# delay time on
TCA#/TCB# delay time off
t
PCLK
t
PCLKh
t
FSC
t
FSC_s
t
FSC_h
t
DR_s
t
DR_h
t
dDX
t
dDXhz
t
dTCon
t
dTCoff
ms
μs
μs
ns
ns
ns
ns
ns
ns
ns
ns
t
PCLK
/2
125
50
50
50
50
10
40
10
10
25
25
25
25
1)
Min. delay times: intrinsic time, caused by internal processing. Max. delay times: min. time + delay caused by
external components C
Load
and R
Pullup.
:
t
C_Load
= 0.4ns*C
Load
/pF,
t
C*R
= R
Pullup
*C
Load
; R
Pullup
>1.5k
t
dDX_min
+ t
C_Load
50
t
dTCon_min
+ t
C_Load
t
dTCoff_min
+ t
C*R
t
PCLK
PCLK
FSC
DRA/B
DXA/B
FSC_S
t
PCLKh
t
High Imp.
t
DR_S
DR_H
t
t
dDX
dDXhz
t
t
FSC_H
FSC
t
TCA#/TCB#
dTCon
t
t
dDTCoff
50%
2466_230
相關(guān)PDF資料
PDF描述
PEB24902H LTC4413 Evaluation Kit
PEF2426 Analog IC
PEF2445N ?Multipoint Switching and Conferencing Unit - Attenuation?
PEF24622 ?SOCRATES-4?
PEF2466-H A-Law/u-Law CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEB24901HV11 制造商:Siemens 功能描述:
PEB24902 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE
PEB24902/11 制造商:PULSE 制造商全稱:Pulse A Technitrol Company 功能描述:TELECOMMUNICATIONS PRODUCTS
PEB24902H 制造商:Rochester Electronics LLC 功能描述:- Bulk
PEB24902-HV1.1 制造商:Siemens 功能描述:Part Number Only