- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369990 > PDU53-2000M (DATA DELAY DEVICES INC) 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) PDF資料下載
參數(shù)資料
| 型號(hào)： | PDU53-2000M |
| 廠商： | DATA DELAY DEVICES INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| 中文描述： | ACTIVE DELAY LINE, TRUE OUTPUT, DIP16 |
| 封裝： | 0.600 INCH, DIP-16 |
| 文件頁數(shù)： | 2/4頁 |
| 文件大小： | 153K |
| 代理商： | PDU53-2000M |
PDU53
APPLICATION NOTES
ADDRESS UPDATE
The PDU53 is a memory device. As such,
special precautions must be taken when
changing the delay address in order to prevent
spurious output signals. The timing restrictions
are shown in Figure 1.
After the last signal edge to be delayed has
appeared on the OUT pin, a minimum time, T
OAX
,
is required before the address lines can change.
This time is given by the following relation:
T
OAX
= max { (A
i
- A
i-1
) * T
INC
, 0 }
where A
i-1
and A
i
are the old and new address
codes, respectively. Violation of this constraint
may, depending on the history of the input signal,
cause spurious signals to appear on the OUT
pin. The possibility of spurious signals persists
until the required T
OAX
has elapsed.
INPUT RESTRICTIONS
There are three types of restrictions on input
pulse width and period listed in the
AC
Characteristics
table. The
recommended
conditions are those for which the delay
tolerance specifications and monotonicity are
guaranteed. The
suggested
conditions are
those for which signals will propagate through the
unit without significant distortion. The
absolute
conditions are those for which the unit will
produce some type of output for a given input.
When operating the unit between the
recommended and absolute conditions, the
delays may deviate from their values at low
frequency. However, these deviations will
remain constant from pulse to pulse if the input
pulse width and period remain fixed. In other
words, the delay of the unit exhibits frequency
and pulse width dependence when operated
beyond the recommended conditions. Please
consult the technical staff at Data Delay Devices
if your application has specific high-frequency
requirements.
Please note that the increment tolerances listed
represent a design goal. Although most delay
increments will fall within tolerance, they are not
guaranteed throughout the address range of the
unit. Monotonicity is, however, guaranteed over
all addresses.
PACKAGE DIMENSIONS
16
15
14
13
12
11
10
9
.870
±
.010
1
2
3
4
5
6
7
8
.380
MAX.
.015 TYP.
.070 MAX.
.018
TYP.
.700
±
.010
7 Equal spaces
each .100
±
.010
Non-Accumulative
PDU53-xx (Commercial DIP)
PDU53-xxM (Military DIP)
.580
MAX.
.600
±
.00
.010
±
.002
Lead Material:
Nickel-Iron alloy 42
TIN PLATE
Doc #98003
3/18/98
DATA DELAY DEVICES, INC.
2
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDW5321-115 | VENTIL PROPORTIONAL 0 BIS 5BAR 0.125ZOLL |
| PDW5321-125 | VENTIL PROPORTIONAL 0 BIS 8BAR 0.125ZOLL |
| PDZ-2B-1000 | Analog IC |
| PDZ-2B-50 | Analog IC |
| PE-53361 | LT1959CS8 - LT1959CR Evaluation Kit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDU53-2000MC3 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-200C3 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-200M | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-200MC3 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-250 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。