- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369990 > PDU16FSERIES 6-BIT PROGRAMMABLE DELAY LINE PDF資料下載
參數(shù)資料
| 型號(hào)： | PDU16FSERIES |
| 英文描述： | 6-BIT PROGRAMMABLE DELAY LINE |
| 中文描述： | 6位可編程延遲線 |
| 文件頁數(shù)： | 5/5頁 |
| 文件大?。?/td> | 57K |
| 代理商： | PDU16FSERIES |
PDU16F
Doc #97004
1/13/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
5
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT:
Ambient Temperature:
25
o
C
±
3
o
C
Supply Voltage (Vcc):
5.0V
±
0.1V
Input Pulse:
OUTPUT:
Load:
C
load
:
Threshold:
1 FAST-TTL Gate
5pf
±
10%
1.5V (Rising & Falling)
High = 3.0V
±
0.1V
Low = 0.0V
±
0.1V
50
Max.
3.0 ns Max. (measured
between 0.6V and 2.4V )
PW
IN
= 1.5 x Total Delay
PER
IN
= 4.5 x Total Delay
Source Impedance:
Rise/Fall Time:
Pulse Width:
Period:
NOTE:
The above conditions are for test only and do not in any way restrict the operation of the device.
OUT
OUT
TRIG
IN
REF
TRIG
Test Setup
DEVICE UNDER
TEST (DUT)
TIME INTERVAL
COUNTER
PULSE
GENERATOR
COMPUTER
SYSTEM
PRINTER
IN
Timing Diagram For Testing
TD
AR
TD
AF
PER
IN
PW
IN
T
RISE
T
FALL
0.6V
0.6V
2.4V
1.5V
1.5V
1.5V
V
IH
V
IL
V
OH
V
OL
INPUT
SIGNAL
OUTPUT
SIGNAL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDU53-2000MC3 | 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-2000 | 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-2000C3 | 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDU53-2000M | 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53) |
| PDW5321-115 | VENTIL PROPORTIONAL 0 BIS 5BAR 0.125ZOLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDU-17F-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
| PDU-17F-9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
| PDU18F-10 | 制造商:IC'S/TRANSISTORS/DIO 功能描述: |
| PDU-18F-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
| PDU-18F-9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。