- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄190034 > PDU1016H-.5 (Electronic Theatre Controls, Inc.) 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE PDF資料下載
參數(shù)資料
| 型號： | PDU1016H-.5 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE |
| 中文描述： | 4位，經(jīng)過ECL接口可編程延遲線 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 48K |
| 代理商： | PDU1016H-.5 |
PDU1016H
Doc #97044
DATA DELAY DEVICES, INC.
1
11/1/01
3 Mt. Prospect Ave. Clifton, NJ 07013
4-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
(SERIES PDU1016H)
FEATURES
PACKAGES
Digitally programmable in 16 delay steps
Monotonic delay-versus-address variation
Precise and stable delays
Input & outputs fully 10KH-ECL interfaced & buffered
Fits 32-pin DIP socket
FUNCTIONAL DESCRIPTION
The PDU1016H-series device is a 4-bit digitally programmable delay line.
The delay, TDA, from the input pin (IN) to the output pin (OUT) depends on
the address code (A3-A0) according to the following formula:
TDA = TD0 + TINC * A
where A is the address code, TINC is the incremental delay of the device,
and TD0 is the inherent delay of the device. The incremental delay is specified by the dash number of the
device and can range from 0.5ns through 100ns, inclusively. The enable pin (ENB) is held LOW during
normal operation. When this signal is brought HIGH, OUT is forced into a LOW state. The address is not
latched and must remain asserted during normal operation.
SERIES SPECIFICATIONS
Total programmed delay tolerance: 5% or 1ns,
whichever is greater
Inherent delay (TD0): 5.5ns typical for dash numbers
up to 5, greater for larger #’s
Setup time and propagation delay:
Address to input setup (TAIS):
3.6ns
Disable to output delay (TDISO): 1.7ns typical
Operating temperature: 0
° to 70° C
Temperature coefficient: 100PPM/
°C (excludes TD
0)
Supply voltage VEE: -5VDC
± 5%
Power Dissipation: 615mw typical (no load)
Minimum pulse width: 20% of total delay
2001 Data Delay Devices
data
delay
devices, inc.
3
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
N/C
OUT
GND
ENB
N/C
GND
ENB
N/C
IN
N/C
A2
A1
VEE
A0
N/C
VEE
A3
N/C
32
31
26
25
24
1
2
7
8
9
11
15
16
GND
ENB
A0
VEE
GND
IN
A3
VEE
GND
OUT
A1
A2
GND
PDU1016H-xxC4
SMD
PDU1016H-xxMC4 Mil SMD
PDU1016H-xx
DIP
PDU1016H-xxM Mil DIP
PIN DESCRIPTIONS
IN
Signal Input
OUT
Signal Output
A0-A3 Address Bits
ENB
Output Enable
VEE
-5 Volts
GND
Ground
DASH NUMBER SPECIFICATIONS
Part
Number
Incremental Delay
Per Step (ns)
Total
Delay (ns)
PDU1016H-.5
0.5
± 0.3
7.5
± 1.0
PDU1016H-1
1.0
± 0.5
15
± 1.0
PDU1016H-2
2.0
± 0.5
30
± 1.5
PDU1016H-3
3.0
± 1.0
45
± 2.2
PDU1016H-4
4.0
± 1.0
60
± 3.0
PDU1016H-5
5.0
± 1.0
75
± 3.7
PDU1016H-6
6.0
± 1.0
90
± 4.5
PDU1016H-8
8.0
± 1.0
120
± 6.0
PDU1016H-10
10.0
± 1.5
150
± 7.5
PDU1016H-15
15.0
± 1.5
225
± 11.2
PDU1016H-20
20.0
± 2.0
300
± 15.0
PDU1016H-25
25.0
± 2.5
375
± 18.8
PDU1016H-30
30.0
± 3.0
450
± 22.5
PDU1016H-40
40.0
± 4.0
600
± 30.0
PDU1016H-50
50.0
± 5.0
750
± 37.5
PDU1016H-60
60.0
± 6.0
900
± 45.0
PDU1016H-80
80.0
± 8.0
1200
± 60.0
PDU1016H-100
100.0
± 10.0
1500
± 75.0
NOTE: Any dash number between .5 and 100
not shown is also available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDU1016H-1 | 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE |
| PDU1016H | 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE |
| PDW-1719-04-SMA-05 | 1700 MHz - 1990 MHz RF/MICROWAVE SPLITTER, 0.4 dB INSERTION LOSS |
| PE-0603CD720FTT | 1 ELEMENT, 0.072 uH, ALUMINA-CORE, GENERAL PURPOSE INDUCTOR, SMD |
| PE-0603CD560FTT | 1 ELEMENT, 0.056 uH, ALUMINA-CORE, GENERAL PURPOSE INDUCTOR, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDU1016H-50 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE |
| PDU1016H-50C4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| PDU1016H-50M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| PDU1016H-50MC4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| PDU1016H-5C4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。