參數(shù)資料
型號(hào): PDI1394P11BD-S
廠商: NXP SEMICONDUCTORS
元件分類: Buffer和線驅(qū)動(dòng)
英文描述: TRIPLE LINE TRANSCEIVER, PQFP64
文件頁(yè)數(shù): 16/20頁(yè)
文件大?。?/td> 148K
代理商: PDI1394P11BD-S
Philips Semiconductors
Product specification
PDI1394P11
3-port physical layer interface
1999 Apr 09
5
associated link controller. The received data is also transmitted out
the other active cable ports.
The cable status, bus initialization and arbitration states are
monitored through the cable interface using differential comparators.
The outputs of these comparators are used by internal logic to
determine cable and arbitration status. The TPA channel monitors
the incoming cable common-mode voltage value during arbitration to
determine the speed of the next packet transmission. The TPB
channel monitors the incoming cable common-mode voltage for the
presence of the remotely supplied twisted-pair bias voltage,
indicating the cable connection status.
The PDI1394P11 provides a nominal 1.85 V for driver load
termination. This bias voltage, when seen through a cable by a
remote receiver, is used to sense the presence of an active
connection. The value of this bias voltage has been chosen to allow
inter-operability between transceiver chips operating from either 5 V
nominal supplies, or 3.3 V nominal supplies. This bias voltage
source should be stabilized by using an external filter capacitor.
8.0
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITION
LIMITS
UNIT
SYMBOL
PARAMETER
CONDITION
MIN
TYP
MAX
UNIT
VDD
DC supply voltage
Source/non-source power node
3.0
3.3
3.6
V
VIH
High level input voltage
CMOS inputs
2.0
5.5
V
VIL
Low level input voltage
CMOS inputs
0.8
V
VID–100
Differential input voltage
Cable inputs, 100Mbit operation
142
260
mV
VID–200
Differential input voltage
Cable inputs, 200Mbit operation
132
260
mV
VID–ARB
Differential input voltage
Cable inputs, during arbitration
171
262
mV
V C
Common mode voltage
TPB cable inputs, 100Mbit or speed signaling OFF,
source power node
1.165
2.515
V
VIC–100
Common mode voltage
TPB cable inputs, 100Mbit or speed signaling OFF,
non–source power node
1.165
2.015
V
V CS
Common mode voltage
TPB cable inputs, 200Mbit or speed signaling,
source power node
0.935
2.515
V
VIC–200SP
Common mode voltage
TPB cable inputs, 200Mbit or speed signaling,
non–source power node
0.935
2.015
V
Receive input jitter
TPA, TPB cable inputs, 100Mbit operation
±1.08
ns
Receive input jitter
TPA, TPB cable inputs, 200Mbit operation
±0.5
ns
Receive input skew
Between TPA and TPB cable inputs, 100Mbit
operation
±0.8
ns
Receive input skew
Between TPA and TPB cable inputs, 200Mbit
operation
±0.55
ns
IO /IO
Output current IO /IO
SYSCLK
–16
16
mA
IOL/IOH
Output current, IOL/IOH
Control, Data, CNA, C/LKON
–12
12
mA
IO
Output current
TPBIAS outputs
–3
1.3
mA
fXTAL
Crystal frequency
Parallel resonant fundamental mode crystal
24.5735
24.576
24.5785
MHz
Tamb
Operating ambient
temperature range in free air
0
+70
°C
相關(guān)PDF資料
PDF描述
PDM31034SA10TSO 128K X 8 STANDARD SRAM, 10 ns, PDSO32
PDM31034SA15SOTY 128K X 8 STANDARD SRAM, 15 ns, PDSO32
PDM31038SA12T 256K X 4 STANDARD SRAM, 12 ns, PDSO32
PDM31096SA25SOTY 512K X 8 STANDARD SRAM, 25 ns, PDSO36
PDM31256L25T 32K X 8 STANDARD SRAM, 25 ns, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394P21 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P21BE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P22 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P22BD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P23 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface