參數(shù)資料
型號(hào): PD064VT5
廠商: AZ Displays, Inc.
英文描述: Compatible with VGA-480 , VGA-400 , VGA-350 mode
中文描述: 與VGA兼容- 480,顯卡- 400,顯卡- 350模式
文件頁(yè)數(shù): 7/31頁(yè)
文件大?。?/td> 1763K
代理商: PD064VT5
PD064VX1
The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be
distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co.,
Ltd.
Page:7
CN 2
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Symbol
VSS2
V1
V2
V3
V4
V5
V6
V7
VSS2
V8
V9
V10
V11
V12
V13
V14
VSS2
VDD2
VCOM
XON
OE
U/D
CKV
STVU
STVD
VGG
GND
VCC
GND
VEE
I/O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I/O
I/O
I
I
I
I
I
Function
Remark
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-10
Note 5-5
Note 5-6
Note 5-7
Note 5-6
Note 5-6
Note 5-8
Note 5-12
Note 5-9
Ground
Gamma Voltage 1
Gamma Voltage 2
Gamma Voltage 3
Gamma Voltage 4
Gamma Voltage 5
Gamma Voltage 6
Gamma Voltage 7
Ground
Gamma Voltage 8
Gamma Voltage 9
Gamma Voltage 10
Gamma Voltage 11
Gamma Voltage 12
Gamma Voltage 13
Gamma Voltage 14
Ground
Voltage for analog circuit
Common Voltage
NC
Output Enable
Up / Down Selection
Vertical Shift Clock
Vertical Shift Pulse Signal Input or Output
Vertical Shift Pulse Signal Input or Output
Gate On Voltage
Ground
Voltage for logic circuit
Ground
Gate Off Voltage
Note 5-1: Select left or right shift
R/L
1
0
Note 5-2: Latch the polarity of outputs and switch the new data to outputs
At the rising edge (LD), latch the “POL” signal to control the polarity of the outputs.
Note 5-3: Control whether the Data R0~G5 are inverted or not. (PVI suggests connecting to GND)
When “REV=1”, these data will be inverted.
EX: “00””3F”, “07”
”38”, “15”
”2A”
Note 5-4: Polarity selector for dot-inversion control. Available at the rising edge of LD.
When POL=1: Even outputs range from V1~V7, and Odd outputs range from V8~V14;
When POL=0: Even outputs range from V8~V14, and Odd outputs range from V1~V7.
Note 5-5: When OE is connected to high “1”, the driver outputs are disabled (Gate output = V
EE
).
Under this condition, the operation of registers will not be affected.
DIO1
Input
Hi-Z
DIO2
Hi-Z
Input
Shift
Left to right
Right to left
相關(guān)PDF資料
PDF描述
PD10-0046-SMA Clock Dividerss .4400 MHz, 2 Watts
PD10-0051-SMA RF Power Dividers 101000 MHz, 2 Watts
PD10-0053-SMA Multi-Band Power Dividers .82.5 GHz, 2 Watts
PD1002100M KABEL DATEN 2PAARE GESAMTGESCHIRMT 100M
PD1003100M KABEL DATEN 3PAARE GESAMTGESCHIRMT 100M
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD064VT5_V1.5 制造商:AZDISPLAYS 制造商全稱:AZ Displays 功能描述:TECHNICAL SPECIFICATION
PD064VX1 制造商:AZDISPLAYS 制造商全稱:AZ Displays 功能描述:Color TFT LCD module,
PD06PS-1 制造商:POWERDYNAMICS 制造商全稱:PowerDynamics, Inc 功能描述:CHASSIS MOUNT, SINGLE AND DOUBLE STAGE EMI/RFI LINE FILTER.
PD06PS-2 制造商:POWERDYNAMICS 制造商全稱:PowerDynamics, Inc 功能描述:CHASSIS MOUNT, SINGLE AND DOUBLE STAGE EMI/RFI LINE FILTER.
PD06PS-L2 制造商:Power Dynamics Inc 功能描述: