參數(shù)資料
型號: PCI6515ZHK
廠商: Texas Instruments, Inc.
英文描述: SINGLE SOCKET CARDBUS CONTROLLER WITH DEDICATED SMART CARD SOCKET
中文描述: 單插槽CardBus控制器,專用智能卡插槽
文件頁數(shù): 44/148頁
文件大?。?/td> 760K
代理商: PCI6515ZHK
310
SDA
SCL
Start
Condition
Stop
Condition
Change of
Data Allowed
Data Line Stable,
Data Valid
Figure 36. Serial-Bus Start/Stop Conditions and Bit Transfers
Data is transferred serially in 8-bit bytes. The number of bytes that may be transmitted during a data transfer is
unlimited; however, each byte must be completed with an acknowledge bit. An acknowledge (ACK) is indicated by
the receiver pulling the SDA signal low, so that it remains low during the high state of the SCL signal. Figure 37
illustrates the acknowledge protocol.
SCL From
Master
1
2
3
7
8
9
SDA Output
By Transmitter
SDA Output
By Receiver
Figure 37. Serial-Bus Protocol Acknowledge
The PCI6515 controller is a serial bus master; all other devices connected to the serial bus external to the PCI6515
controller are slave devices. As the bus master, the PCI6515 controller drives the SCL clock at nearly 100 kHz during
bus cycles and places SCL in a high-impedance state (zero frequency) during idle states.
Typically, the PCI6515 controller masters byte reads and byte writes under software control. Doubleword reads are
performed by the serial EEPROM initialization circuitry upon a PCI reset and may not be generated under software
control. See Section 3.6.4,
Serial-Bus EEPROM Application
, for details on how the PCI6515 controller automatically
loads the subsystem identification and other register defaults through a serial-bus EEPROM.
Figure 38 illustrates a byte write. The PCI6515 controller issues a start condition and sends the 7-bit slave device
address and the command bit zero. A 0 in the R/W command bit indicates that the data transfer is a write. The slave
device acknowledges if it recognizes the address. If no acknowledgment is received by the PCI6515 controller, then
an appropriate status bit is set in the serial-bus control/status register (PCI offset B3h, see Section 4.49). The word
address byte is then sent by the PCI6515 controller, and another slave acknowledgment is expected. Then the
PCI6515 controller delivers the data byte MSB first and expects a final acknowledgment before issuing the stop
condition.
S
b6
b4
b5
b3 b2 b1 b0
0
b7 b6 b5
b4 b3
b2
b1 b0
A
A
Slave Address
Word Address
R/W
S/P = Start/Stop Condition
A = Slave Acknowledgement
b7
b6
b4
b5
b3 b2 b1 b0
A
P
Data Byte
Figure 38. Serial-Bus Protocol—Byte Write
相關(guān)PDF資料
PDF描述
PCI7610LQFP PC Card, UltraMedia, and Integrated 1394a-2000 OHCI Two-Port PHY/Link-Layer Controller
PCM1712U Stereo Audio Digital-To-Analog Converter(立體聲音頻D\A轉(zhuǎn)換器)
PCM1715U Dual Voltage Output CMOS Delta-Sigma Digital-To-Analog Converter With On-Chip Digital Filter(帶片內(nèi)濾波的雙路電壓輸出CMOS ΔΣD\A轉(zhuǎn)換器)
PCM1726 Stereo Audio Digital-To-Analog Converter 16 Bits, 96kHz Sampling(16位96kHz采樣率立體聲音頻D\A轉(zhuǎn)換器)
PCM3008T2K LOW POWER AND LOW VOLTAGE 16-BIT, SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI6520 制造商:PLX 制造商全稱:PLX 功能描述:Transparent FastLane⑩ PCI-X -to- PCI-X Bridge
PCI6520-CB13BI 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCIX to PCIX BRIDGE 64bit 133MHz RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI6520-CB13BI G 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCIX to PCIX Bridge 64Bit 133MHz RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI6520-XX13BC 制造商:PLX 制造商全稱:PLX 功能描述:Transparent FastLane⑩ PCI-X -to- PCI-X Bridge
PCI6540 制造商:PLX 制造商全稱:PLX 功能描述:Dual-Mode (Transparent & Non-Transparent) Universal FastLane⑩ PCI-X -to- PCI-X Bridge