- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9546PW (NXP SEMICONDUCTORS) 4-channel I2C switch with reset PDF資料下載
參數(shù)資料
| 型號(hào)： | PCA9546PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-channel I2C switch with reset |
| 中文描述： | 9546 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16 |
| 文件頁(yè)數(shù)： | 8/17頁(yè) |
| 文件大?。?/td> | 139K |
| 代理商： | PCA9546PW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
Philips Semiconductors
Product data sheet
PCA9546
4-channel I
2
C switch with reset
2004 Sep 30
8
Acknowledge
The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits
is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an
extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock
pulse, set-up and hold times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of
the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.
DATA OUTPUT
BY TRANSMITTER
SCL FROM
MASTER
SW00368
DATA OUTPUT
BY RECEIVER
1
2
8
9
S
START condition
clock pulse for
acknowledgement
acknowledge
not acknowledge
Figure 9. Acknowledgement on the I
2
C-bus
S
SDA
0
A
A
1
1
1
0
A2
A1 A0
SLAVE ADDRESS
start condition
R/W
acknowledge
from slave
acknowledge
from slave
B0
B1
CONTROL REGISTER
X
P
SW00917
X
B2
X
B3
X
Figure 10. WRITE control register
SDA
S
1
A
NA
1
1
1
0
A2 A1 A0
start condition
R/W
acknowledge
from slave
X
X
B1
CONTROL REGISTER
P
stop condition
last byte
SW00918
SLAVE ADDRESS
no acknowledge
from master
B0
X
B2
B3
X
Figure 11. READ control register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9549 | Octal bus switch with individually I2C-bus controlled enables |
| PCA9555N | 16-bit I2C and SMBus I/O port with interrupt |
| PCA9555 | 16-bit I2C and SMBus I/O port with interrupt |
| PCA9556 | Octal SMBus Registered Interface(八位SM總線寄存接口) |
| PCA9556PW | Octal SMBus Registered Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9547 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-channel I2C-bus multiplexer with reset |
| PCA9547BS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-channel I2C-bus multiplexer with reset |
| PCA9547BS,118 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 8-CH I2C MUX W/RESET RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| PCA9547BS,118-CUT TAPE | 制造商:NXP 功能描述:PCA9547 Series 8-Channel I2C-Bus Translating Multiplexer with Reset - HVQFN - 24 |
| PCA9547D | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 MUX 8CH I2C BUS RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。