- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9543D (NXP SEMICONDUCTORS) 2-channel I2C switch with interrupt logic and reset PDF資料下載
參數(shù)資料
| 型號(hào)： | PCA9543D |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 2-channel I2C switch with interrupt logic and reset |
| 中文描述： | 9543 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO14 |
| 封裝： | 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14 |
| 文件頁(yè)數(shù)： | 4/15頁(yè) |
| 文件大?。?/td> | 120K |
| 代理商： | PCA9543D |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
Philips Semiconductors
Product data sheet
PCA9543
2-channel I
2
C switch with interrupt logic and reset
2004 Oct 01
4
DEVICE ADDRESS
Following a START condition the bus master must output the
address of the slave it is accessing. The address of the PCA9543 is
shown in Figure 3. To conserve power, no internal pull-up resistors
are incorporated on the hardware selectable address pins and they
must be pulled HIGH or LOW.
A1 A0
1
1
0
0
SW00893
1
R/W
FIXED
HARDWARE SELECTABLE
Figure 3. Slave address
The last bit of the slave address defines the operation to be
performed. When set to logic 1, a read is selected while a logic 0
selects a write operation.
CONTROL REGISTER
Following the successful acknowledgement of the slave address,
the bus master will send a byte to the PCA9543, which will be stored
in the control register. If multiple bytes are received by the
PCA9543, it will save the last byte received. This register can be
written and read via the I
2
C-bus.
SW01025
CHANNEL SELECTION BITS
(READ/WRITE)
INTERRUPT BITS
(READ ONLY)
6
7
CHANNEL 0
CHANNEL 1
INT0
INT1
INT1 INT0
X
X
B1
B0
6
5
4
2
1
0
7
3
Figure 4. Control Register
CONTROL REGISTER DEFINITION
One or several SCx/SDx downstream pair, or channel, is selected
by the contents of the control register. This register is written after
the PCA9543 has been addressed. The 2 LSBs of the control byte
are used to determine which channel is to be selected. When a
channel is selected, the channel will become active after a stop
condition has been placed on the I
2
C-bus. This ensures that all
SCx/SDx lines will be in a HIGH state when the channel is made
active, so that no false conditions are generated at the time of
connection.
Table 1. Control Register; Write — Channel Selection/
Read — Channel Status
D7
D6
INT1
INT0
D3
D2
B1
B0
COMMAND
Channel 0
disabled
Channel 0
enabled
Channel 1
disabled
Channel 1
enabled
No channel
selected;
power-up/
reset default
state
X
X
X
X
X
X
X
0
1
X
X
X
X
X
X
0
X
1
0
0
0
0
0
0
0
0
NOTE:
Channel 0 and 1 can be enabled at the same time. Care
should be taken not to exceed the maximum bus capacitance.
INTERRUPT HANDLING
The PCA9543 provides 2 interrupt inputs, one for each channel, and
one open drain interrupt output. When an interrupt is generated by any
device, it will be detected by the PCA9543 and the interrupt output
will be driven LOW. The channel need not be active for detection of
the interrupt. A bit is also set in the Control Register.
Bits 4 – 5 of the Control Register correspond to the INT0 and INT1
inputs of the PCA9543, respectively. Therefore, if an interrupt is
generated by any device connected to channel 1, the state of the
interrupt inputs is loaded into the control register when a read is
accomplished. Likewise, an interrupt on any device connected to
channel 0 would cause bit 4 of the control register to be set on the
read. The master can then address the PCA9543 and read the
contents of the Control Register to determine which channel
contains the device generating the interrupt. The master can then
reconfigure the PCA9543 to select this channel, and locate the
device generating the interrupt and clear it.
It should be noted that more than one device can be providing an
interrupt on a channel, so it is up to the master to ensure that all
devices on a channel are interrogated for an interrupt.
The interrupt inputs may be used as general purpose inputs if the
interrupt feature is not required.
If unused, interrupt input(s) must be connected to V
DD
through a
pull-up resistor.
Table 2. Control Register Read — Interrupt
7
6
INT1
INT0
3
2
B1
B0
COMMAND
No interrupt
on channel 0
Interrupt on
channel 0
No interrupt
on channel 1
Interrupt on
channel 1
X
X
X
0
X
X
X
X
1
X
X
0
X
X
X
X
X
1
NOTE:
The two interrupts can be active at the same time.
RESET INPUT
The RESET input is an active-LOW signal which may be used to
recover from a bus fault condition. By asserting this signal LOW for
a minimum of t
WL
, the PCA9543 will reset its registers and I
2
C state
machine and will deselect all channels. The RESET input must be
connected to V
DD
through a pull-up resistor.
POWER-ON RESET
When power is applied to V
DD
, an internal Power-On Reset holds
the PCA9543 in a reset state until V
DD
has reached V
POR
. At this
point, the reset condition is released and the PCA9543 registers and
I
2
C state machine are initialized to their default states, all zeroes
causing all the channels to be deselected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9543PW | 2-channel I2C switch with interrupt logic and reset |
| PCA9544D | BUS CONTROLLER |
| PCA9561D | EEPROM |
| PCA9561PW | EEPROM |
| PCA9544PWDH | 4-channel I2C multiplexer and interrupt controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9543PW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-channel I2C switch with interrupt logic and reset |
| PCA9544 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C multiplexer and interrupt controller |
| PCA9544A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus MULTIPLEXER WITH INTERRUPT LOGIC |
| PCA9544A_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus MULTIPLEXER WITH INTERRUPT LOGIC |
| PCA9544A_09 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C-bus multiplexer with interrupt logic |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。