- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378043 > PC66-222-920 (SIEMENS AG) 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module PDF資料下載
參數(shù)資料
| 型號(hào)： | PC66-222-920 |
| 廠商： | SIEMENS AG |
| 英文描述： | 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module |
| 中文描述： | 3.3 2米x 64/72-Bit一銀行內(nèi)存模塊3.3 4米× 64/72-Bit 2銀行內(nèi)存模塊 |
| 文件頁(yè)數(shù)： | 10/15頁(yè) |
| 文件大?。?/td> | 76K |
| 代理商： | PC66-222-920 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
HYS64(72)V4200/8220GU
SDRAM-Modules
Semiconductor Group
10
Notes:
1. These parameters depend on the cycle rate. These values are measured at 100 MHz for -8 and
-8B and at 66 MHz for -10 modules. Input signals are changed once during tck, excepts for ICC6
and for standby currents when tck=infinity. All values are shown per memory component.
2. These parameters are measured with continous data stream during read access and all DQ
toggling. CL=3 and BL=4 assumed and the VDDQ current is excluded.
3. All AC characteristics are shown for device level.
An initial pause of 100
μ
s is required after power-up, then a Precharge All Banks command must
be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can
begin.
4. AC timing tests have V
il
= 0.4 V and V
ih
= 2.4 V with the timing referenced to the 1.4 V crossover
point. The transition time is measured between V
ih
and V
il
. All AC measurements assume t
T
=1ns
with the AC output load circuit show. Specified tac and toh parameters are measured with a 50
pF only, without any resistive termination and with a input signal of 1V / ns edge rate between
0.8V and 2.0 V.
tCH
5. If clock rising time is longer than 1ns, a time (t
T
/2 -0.5) ns has to be added to this parameter.
6. Rated at 1.5 V
7. If t
T
is longen than 1 ns, a time (t
T
-1) ns has to be added to this parameter.
8. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh
commands must be given to “wake-up“ the device.
9. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after
CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied
once the Self Refresh Exit command is registered.
10.Referenced to the time which the output achieves the open circuit condition, not to output voltage
levels.
1.4V
1.4V
tSETUP
tHOLD
tAC
tAC
tLZ
tOH
tHZ
CLOCK
INPUT
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
2.4 V
0.4 V
t
T
fig.1
tCL
50 pF
I/O
Measurement conditions for
tac and toh
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC713V6NSZX | High Isolation Voltage Type Photocoupler |
| PC713V5NSZX | High Isolation Voltage Type Photocoupler |
| PC713V8NSZX | High Isolation Voltage Type Photocoupler |
| PC713V1NSZX | High Isolation Voltage Type Photocoupler |
| PC713V2NSZX | High Isolation Voltage Type Photocoupler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC6624 | 制造商:Tamura Corporation of America 功能描述: |
| PC6628 | 制造商:Tamura Corporation of America 功能描述: |
| PC-662L | 制造商:Panduit Corp 功能描述:7.5X5.25X72.688 MC/CARR 6 FT DUCT CARTON - Bag |
| PC6632 | 制造商:Tamura Corporation of America 功能描述: |
| PC667179VLL100 | 制造商:Freescale Semiconductor 功能描述:KINETIS 512K - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。