- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369948 > PC28F256J3A-150 (Intel Corp.) Intel StrataFlash Memory (J3) PDF資料下載
參數(shù)資料
| 型號： | PC28F256J3A-150 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Memory (J3) |
| 中文描述： | 英特爾StrataFlash存儲器（J3） |
| 文件頁數(shù)： | 46/72頁 |
| 文件大?。?/td> | 905K |
| 代理商： | PC28F256J3A-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
256-Mbit J3 (x8/x16)
46
Datasheet
13.0
Security Modes
This device offers both hardware and software security features. Block lock operations, PRs, and
VPEN allow the user to implement various levels of data protection. The following section
describes security features in detail.
Other security features are available that are not described in this datasheet. Please contact your
local Intel Field Representative for more information.
13.1
Set Block Lock-Bit
A flexible block locking scheme is enabled via block lock-bits. The block lock-bits gate program
and erase operations. Individual block lock-bits can be set using the Set Block Lock-Bit command.
This command is invalid while the WSM is running or the device is suspended.
Set block lock-bit commands are executed by a two-cycle sequence. The set block setup along with
appropriate block address is followed by either the set block lock-bit confirm (and an address
within the block to be locked). The WSM then controls the set lock-bit algorithm. After the
sequence is written, the device automatically outputs Status Register data when read (see
Figure 24
on page 65
). The CPU can detect the completion of the set lock-bit event by analyzing the STS
signal output or SR.7.
When the set lock-bit operation is complete, SR.4 should be checked. If an error is detected, the
Status Register should be cleared. The CUI will remain in Read Status Register mode until a new
command is issued.
This two-step sequence of setup followed by execution ensures that lock-bits are not accidentally
set. An invalid Set Block Lock-Bit command will result in SR.4 and SR.5 being set. Also, reliable
operations occur only when V
CC
and V
PEN
are valid. With V
PEN
≤
V
PENLK
, lock-bit contents are
protected against alteration.
13.2
Clear Block Lock-Bits
All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. Block lock-
bits can be cleared using only the Clear Block Lock-Bits command. This command is invalid while
the WSM is running or the device is suspended.
Clear block lock-bits command is executed by a two-cycle sequence. A clear block lock-bits setup
is first written. The device automatically outputs Status Register data when read (see
Figure 25 on
page 66
). The CPU can detect completion of the clear block lock-bits event by analyzing the STS
signal output or SR.7.
When the operation is complete, SR.5 should be checked. If a clear block lock-bit error is detected,
the Status Register should be cleared. The CUI will remain in Read Status Register mode until
another command is issued.
相關PDF資料 |
PDF描述 |
|---|---|
| PC28F256J3C-120 | Intel StrataFlash Memory (J3) |
| PC28F256J3C-125 | Intel StrataFlash Memory (J3) |
| PC28F256J3C-150 | Intel StrataFlash Memory (J3) |
| PC28F128J3A-110 | Intel StrataFlash Memory (J3) |
| PC28F128J3A-115 | Intel StrataFlash Memory (J3) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PC28F256J3C-110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F256J3C-115 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F256J3C-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F256J3C125 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash?? Memory |
| PC28F256J3C-125 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
發(fā)布緊急采購，3分鐘左右您將得到回復。