- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378032 > PACDT (California Micro Devices Corporation) P/Active 1% Tolerance Dual Thevenin Termination Network PDF資料下載
參數(shù)資料
| 型號(hào)： | PACDT |
| 廠商： | California Micro Devices Corporation |
| 英文描述： | P/Active 1% Tolerance Dual Thevenin Termination Network |
| 中文描述： | P /主動(dòng)1％誤差雙戴維南終端網(wǎng)絡(luò) |
| 文件頁(yè)數(shù)： | 2/2頁(yè) |
| 文件大?。?/td> | 50K |
| 代理商： | PACDT |
CALIFORNIA MICRO DEVICES
2000 California Micro Devices Corp. All rights reserved.
11/19/2000
215 Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com
2
PACDT
Degrees C
Percent of
Rated Power
0
0
70
125 150
20
40
60
80
100
L
C
D
E
H
H
1
B
e
A
A
1
POWER DERATING CURVE
MECHANICAL SPECIFICATIONS
Lead Plating
Lead Material
Lead Coplanarity
Substrate Material
Body Material
Flammability
Tin-Lead
Copper Alloy
0.004" (0.102mm)
Silicon
Molded Epoxy
UL94V-0
PACKAGE DIMENSIONS, POWER DISSIPATION & ORDERING INFORMATION
Package
Pins #
QSOP
16
20
24
28
mm
inches
mm
inches
mm
inches
mm
inches
MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX
1.35
1.75
0.053 0.069
1.35
1.75
0.053 0.069
1.35
1.75
0.053 0.069
1.35
1.75
0.053 0.069
0.10
0.25
0.004 0.010
0.10
0.25
0.004 0.010
0.10
0.25
0.004 0.010
0.10
1.25
0.004 0.010
0.20
0.30
0.008 0.012
0.20
0.30
0.008 0.012
0.20
0.30
0.008 0.012
0.20
0.30
0.008 0.012
0.18
0.25
0.007 0.010
0.18
0.25
0.007 0.010
0.18
0.25
0.007 0.010
0.18
0.25
0.007 0.010
4.80
5.00
0.189 0.197
8.56
8.73
0.337 0.344
8.56
8.73
0.337 0.244
9.80
9.98
0.386 0.393
3.81
3.98
0.150 0.157
2.81
3.98
0.150 0.157
3.81
3.98
0.150 0.157
3.81
3.98
0.150 0.157
.64 BSC
0.025 BSC
.64 BSC
0.025 BSC
.64 BSC
0.025BSC
0.64 BSC
0.025 BSC
5.79
6.19
0.228 0.244
5.79
6.19
0.228 0.244
5.79
6.19
0.228 0.244
5.79
6.20
0.228 0.244
0.40
1.27
0.016 0.050
0.40
1.27
0.016 0.050
0.40
1.27
0.016 0.050
0.40
1.27
0.016 0.050
P
D
@ 70
C
#/tube
0
.75W
1.00W
1.00W
1.00W
99 pcs
56 pcs
56 pcs
56 pcs
#/tape & reel
2,500 pcs
2,500 pcs
2,500 pcs
2,500 pcs
A
A
1
B
C
D
E
e
H
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PAC001DTFQR | P/Active 1% Tolerance Dual Thevenin Termination Network |
| PAC003DTFQR | P/Active 1% Tolerance Dual Thevenin Termination Network |
| PAC004DTFQR | P/Active 1% Tolerance Dual Thevenin Termination Network |
| PAC001DTFQT | P/Active 1% Tolerance Dual Thevenin Termination Network |
| PAC002SPFQF | P/Active 1% Tolerance Seriers/Parallel Termination Network |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PACE1750A | 制造商:PYRAMID 制造商全稱:Pyramid Semiconductor Corporation 功能描述:SINGLE CHIP, 15MHz to 40MHz, CMOS 16-BIT PROCESSOR |
| PACE1750AE | 制造商:PYRAMID 制造商全稱:Pyramid Semiconductor Corporation 功能描述:SINGLE CHIP, 20MHz to 40MHz, ENHANCED CMOS 16-BIT PROCESSOR |
| PACE1753 | 制造商:PYRAMID 制造商全稱:Pyramid Semiconductor Corporation 功能描述:SINGLE CHIP, 40MHz CMOS MMU/COMBO |
| PACE1754 | 制造商:PYRAMID 制造商全稱:Pyramid Semiconductor Corporation 功能描述:SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT (PIC) |
| PACE1757M | 制造商:PYRAMID 制造商全稱:Pyramid Semiconductor Corporation 功能描述:COMPLETE EMBEDDED CPU SUBSYSTEM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。