- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367749 > PA28F016SC-120 (INTEL CORP) BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT PDF資料下載
參數(shù)資料
| 型號： | PA28F016SC-120 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| 中文描述： | 2M X 8 FLASH 3.3V PROM, 120 ns, PDSO44 |
| 封裝： | 13.30 X 28.20 MM, PLASTIC, SOP-44 |
| 文件頁數(shù)： | 14/42頁 |
| 文件大小： | 725K |
| 代理商： | PA28F016SC-120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY
E
14
PRELIMINARY
000000
Block 0
Master Lock Configuration
Block 0 Lock Configuration
000001
000002
000003
010000
010002
00FFFF
Device Code
Manufacturer Code
Reserved For
Future Implementation
Block 1
Block 1 Lock Configuration
Reserved for
Future Implementation
Reserved for
Future Implementation
01FFFF
1F0000
1F0002
Block 31 Lock Configuration
Reserved for
Future Implementation
Reserved for
Future Implementation
1FFFFF
Block 31
(Blocks 16 through 30)
(Blocks 8 through 14)
(Blocks 2 through 14)
070000
070002
Block 7
Block 7 Lock Configuration
Reserved for
Future Implementation
Reserved for
Future Implementation
07FFFF
0F0000
0F0002
Block 15
Block 15 Lock Configuration
Reserved for
Future Implementation
Reserved for
Future Implementation
0FFFFF
8-Mbit
16-Mbit
4-Mbit
Figure 6. Device Identifier Code Memory Map
3.5
Read Identifier Codes
Operation
The read identifier codes operation outputs the
manufacturer code, device code, block lock
configuration codes for each block, and master lock
configuration code (see Figure 6). Using the
manufacturer and device codes, the system
software can automatically match the device with its
proper algorithms. The block lock and master lock
configuration codes identify locked and unlocked
blocks and master lock-bit setting.
3.6
Write
The CUI does not occupy an addressable memory
location. It is written when WE# and CE# are active
and OE# = V
IH
. The address and data needed to
execute a command are latched on the rising edge
of WE# or CE# (whichever goes high first).
Standard microprocessor write timings are used.
Figure 18 illustrates a write operation.
4.0
COMMAND DEFINITIONS
When the V
PP
voltage
≤
V
PPLK
, read operations
from the status register, identifier codes, or blocks
are enabled. Placing V
PPH1/2/3
on V
PP
enables
successful block erase, program, and lock-bit
configuration operations.
Device operations are selected by writing specific
commands into the CUI. Table 4 defines these
commands.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PA28F200B5B60 | CROSSOVER,RF-RF,DC-6GHZ,50 OHM,SMT |
| PA28F400B5B60 | COUPLER, HYBRID, 3DB, 90DEG |
| PA28F800B5T90 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F800B5B70 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200B5B80 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PA28F016SC-95 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SmartVoltage FlashFile⑩ MEMORY FAMILY 4, 8, AND 16 MBIT |
| PA28F200B5B60 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200B5B80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200B5T60 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200B5T80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。