參數(shù)資料
型號: P89LV51RB2BBC
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-bit 80C51 3 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
中文描述: 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP44
封裝: 10 X 10 MM, 1 MM HEIGHT, PLASTIC, MS-026, SOT-376-1, TQFP-44
文件頁數(shù): 43/77頁
文件大?。?/td> 349K
代理商: P89LV51RB2BBC
Philips Semiconductors
P89LV51RB2/RC2/RD2
8-bit microcontrollers with 80C51 core
Product data
Rev. 04 — 02 December 2004
43 of 77
9397 750 14342
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
An external master drives the Slave Select input pin, SS/P1[4], low to select the SPI
module as a slave. If SS/P1[4] has not been driven low, then the slave SPI unit is not
active and the MOSI/P1[5] port can also be used as an input port pin.
CPHA and CPOL control the phase and polarity of the SPI clock.
Figure 18
and
Figure 19
show the four possible combinations of these two bits.
Fig 17. SPI master-slave interconnection.
002aaa528
8-bit Shift Register
MSB Master LSB
SPI
Clock Generator
MISO
MISO
MOSI
MOSI
SCK
SCK
SS
SS
8-bit Shift Register
MSB Slave LSB
VSS
VDD
Table 30:
Bit addressable; Reset source(s): any reset; Reset value: 00000000B
Bit
7
6
Symbol
SPIE
SPE
DORD
SPCR - SPI control register (address D5H) bit allocation
5
4
3
2
1
0
MSTR
CPOL
CPHA
SPR1
SPR0
Table 31:
Bit
7
6
5
SPCR - SPI control register (address D5H) bit description
Symbol
Description
SPIE
If both SPIE and ES are set to one, SPI interrupts are enabled.
SPE
SPI enable bit. When set enables SPI.
DORD
Data transmission order. 0 = MSB first; 1 = LSB first in data
transmission.
MSTR
Master/slave select. 1 = master mode, 0 = slave mode.
CPOL
Clock polarity. 1 = SCK is high when idle (active LOW), 0 = SCK is
low when idle (active HIGH).
CPHA
Clock Phase control bit. 1 = shift triggered on the trailing edge of
the clock; 0 = shift triggered on the leading edge of the clock.
SPR1
SPI Clock Rate Select bit 1. Along with SPR0 controls the SCK
rate of the device when a master. SPR1 and SPR0 have no effect
on the slave. See
Table 32
below.
SPR0
SPI Clock Rate Select bit 0. Along with SPR1 controls the SCK
rate of the device when a master. SPR1 and SPR0 have no effect
on the slave. See
Table 32
below.
4
3
2
1
0
相關(guān)PDF資料
PDF描述
P89LV51RB2 8-bit 80C51 3 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89LV51RB2BA 8-bit 80C51 3 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89LV51RD2BN 8-bit 80C51 3 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89LV51RD2 8-bit 80C51 3 V low power 64 kB Flash microcontroller with 1 kB RAM
P89LV51RD2BA 8-bit 80C51 3 V low power 64 kB Flash microcontroller with 1 kB RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89LV51RB2BBC,557 功能描述:8位微控制器 -MCU 3V 16K/512 FL 12 CLK ISP/IAP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89LV51RC2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 3 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89LV51RC2BN 功能描述:8位微控制器 -MCU 3V 16K/512 FL 12 CLK ISP/IAP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89LV51RC2BN,112 功能描述:8位微控制器 -MCU P89LV51RC2BN/DIP40/TUBE-BULK// RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89LV51RC2FA 功能描述:8位微控制器 -MCU 3V 16K/512 FL 12 CLK ISP/IAP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT